國 立 交 通 大 學

電子工程學系　電子研究所

博 士 論 文

低臨界電壓雙金屬閘極

金氧半電晶體製作技術之研發

The Investigation of Low Threshold Voltage

Dual Metal Gate MOSFET Technology

研 究 生：鄭存甫

指導教授：荊鳳德 博士

中華民國九十七年二月

低臨界電壓雙金屬閘極金氧半電晶體製作技術之研發

The Investigation of Low Threshold Voltage Dual Metal Gate MOSFET Technology

研 究 生：鄭存甫　　　　　　　　　Student: Chun-Fu Cheng

指導教授：荊鳳德　博士　　　　　　Advisor: Dr. Albert Chin

國立交通大學

電子工程學系電子研究所

博士論文

A Dissertation
Submitted to Department of Electronics Engineering & Institute of Electronics
College of Electrical and Computer Engineering
National Chiao Tung University
in Partial Fulfillment of the Requirements
For the Degree of
Doctor of Philosophy
In
Electronics Engineering

February 2008

Hsinchu, Taiwan, Republic of China

中華民國九十七年二月

低臨界電壓雙金屬閘極金氧半電晶體製作技術之研發

研究生：鄭存甫　　　　　　　　　　　　指導教授：荊鳳德 博士

國立交通大學

電子工程學系暨電子研究所博士班

摘要

隨著互補式金氧半電晶體(C-MOSFETs)的持續微縮，複晶矽閘極在 45 奈米以下技術將遭遇到許多本質上的限制，包括高電阻率、硼穿隧和複晶空乏。除此之外，高介電常數介電質也將導入製程以取代傳統二氧化矽或氮氧化矽介電質。然而，有研究指出複晶矽閘極跟高介電常數介電質間會有費米能階栓(Fermi-level pinning)效應。因此，金屬閘極顯然是解決以上問題的良好選擇。使用金屬閘極必須符合適當功函數、熱穩定、製程兼容性和更佳的元件效能等需求。在本論文研究中，包含全金屬矽化(FUSI)閘極和低溫處理純金屬閘極這二種類型雙金屬閘極製程技術的研究。

首先，我們先微縮等效氧化層厚度(EOT)從 1.6 奈米到 1.2 奈米，並使用矽化鉿閘極這方面的研究。我們從臨界電壓(V_t)和電子移動率來觀察發現等效氧化層厚度 1.2 奈米之氮氧化鑭鉿 N 型金氧半電晶體，在使用低功率數高溫穩定的矽化鉿閘極有良好的效能。自我對準以及閘極優先的矽化鉿／氮氧化鑭鉿 N 型金氧化電晶體擁有簡單的高溫全金

屬矽化處理以及兼容於現今極大型積體電路整合(VLSI)生產線等優點。

在接下來的研究，我們使用與之前類似的矽化銥全金屬矽化製程。我們可以從極低的漏電、良好的電洞移動率、1000 度 C 高溫穩定性中看出良好的矽化銥／氮氧化鑭鉿 P 型金氧化電晶體元件整合特性。然而，在等效氧化層厚度 1.2 奈米下卻觀察到不佳的平帶電壓和高臨界電壓。因此，我們目標是發展出一種新的製程技術來解決這個問題。

為了研究平帶電壓下滑的現象，我們首先比較使用相同矽化銥閘極在不同等效氧化層厚度下的平帶電壓。最後我們研發出一個新的高功率數銥／氧化鑭鉿 P 型金氧半電晶體，使用低溫處理淺接面製程。自我對準銥／氧化鑭鉿 P 型金氧半電晶體的優點為適當的 5.3 電子伏特之等效金屬功率數、+0.05 伏特之低臨界電壓、在電場為-0.3 MV/cm 下 90 cm^2/V-s 之高電洞移動率以及 20 mV 之微小偏壓溫度不穩定性(在 85 度 C，10 MV/cm 以及一小時的條件下)。本實驗結果擁有 1.2 奈米等效氧化層厚度、和簡單的自我對準製類似以及閘極優先之極大型積體電路製程，比之前發表的金屬閘極高介電常數介電質 P 型金氧半電晶體結果不相上下或是較佳。

最後我們也試著同時降低 N 型金氧半電晶體的製程溫度，使用鉿／氧化鑭鉿固態擴散製程。我們研究兩種不同的固態擴散製程。結果發現使用低功函數鉿閘極的氧化鑭鉿 N 型金氧半電晶體在 1.2 奈米等效氧化厚度下，在臨界電壓以及移動率的觀點都有良好的特性。自我對準閘極優先的鉿／氧化鑭鉿 N 型金氧化電晶體擁有的優點包含低於 900 度 C 之低製程溫度、良好的元件特性以應用在極大型積體電路製程上。

總結，金屬矽化物的全金屬矽化物製程擁有適當的金屬功率數、高溫穩定等優點。

然而當氧化層厚度持續的微縮，1000 度 C 的摻雜活化處理變得越來越關鍵。在我們的

研究中，使用低溫製程技術可以解決平帶電壓下滑以及不需要的高臨界電壓。因此在我

們未來的研究中，同時對 N 型與 P 型金氧半電晶體更進一步減低製程溫度技術是必要的。

The Investigation of Low Threshold Voltage Dual Metal Gate MOSFET Technology

Student: Chun- Fu Cheng   Advisor: Dr. Albert Chin

Department of Electronics Engineering

& Institute of Electronics

National Chiao Tung University

ABSTRACT

With the continuous scaling trend of complementary metal-oxide-semiconductor field effect transistors (C-MOSFETs) technology, poly-silicon gates encounter several inherent drawbacks beyond the 45 nm technology node including high resistivity, boron penetration and poly-depletion. In addition, high-κ gate dielectrics have also been introduced to replace the conventional silicon dioxide or silicon oxynitride. However, poly-silicon gates have reported to suffer from Fermi-level pinning effect at the poly-silicon/high-κ interface. Therefore, metal gate is obviously a good choice to solve the above problems. The introduction of metal gates should meet the requirement of proper work function, thermal

stability, process compatibility and better device performance. In this dissertation, two novel dual metal gate process technologies including fully silicided (FUSI) gates and low-temperaure-processed pure metal gate were investigated.

At first, scaling the effective oxide thickness (EOT) from 1.6 nm to 1.2 nm using HfSi$_x$ gates was studied. We have found good performance in terms of threshold voltage (V_t) and mobility for Hf$_{0.7}$La$_{0.3}$ON n-MOSFETs at 1.2 nm EOT using a low work-function and high-temperature-stable HfSi$_x$ gate. The self-aligned and gate-first HfSi$_x$/HfLaON n-MOSFETs have the advantages of simple high temperature FUSI processing and compatibility with current very large scale integration (VLSI) lines.

In the following study, similar FUSI process using IrSi$_x$ gates was also investigated. Good device integrity of Ir$_3$Si/HfLaON p-MOSFETs is shown by the very low leakage current, good hole mobility and 1000^{o}C thermal stability. However, poor flat band voltage (V_{fb}) and high V_t is observed at 1.2 nm EOT. As a result, we aimed to develop a new process technology to solve this problem.

In order to study the origin of V_{fb} roll-off phenomenon, we compared the V_{fb} of Ir$_3$Si gates under different EOT. Finally, we develop a new process technology of high work-function Ir/HfLaO p-MOSFETs using low-temperature-processed shallow junction. The merits of self-aligned Ir/HfLaO p-MOSFETs are the proper $\phi_{m\text{-eff}}$ of 5.3 eV, low V_t of +0.05 V, high hole mobility of 90 cm^2/V-s at -0.3 MV/cm and small BTI of 20 mV (85^{o}C, 10 MV/cm

& 1 hr). These results are comparable with or better than the previous reported data for metal-gate/high-κ p-MOSFETs, with small 1.2 nm EOT, similar simple self-aligned and gate-first process for VLSI IC fabrication.

Finally, we also tried to decrease the process temperature of n-MOSFET by Hf/HfLaO using solid phase diffusion (SPD). Two different SPD shallow junctions were studied. We have found good performance in terms of V_t and mobility for HfLaO n-MOSFETs at 1.2 nm EOT using a low work-function Hf gate. The self-aligned and gate-first Hf/HfLaO n-MOSFETs have the advantages of $\leq 900^{\circ}$C low processing temperature and good device performance for VLSI fabrication.

In conclusion, metal silicide FUSI processes have the advantage of proper $\phi_{m\text{-}eff}$, high temperature stable. However, as the continuous scaling of oxide thickness, the thermal budge of 1000°C dopant activation process has become more critical. In our study, the V_{fb} roll-off and unwanted high V_t can be solved by low temperature process technology. As a result, it is necessary to further decrease the process temperature for both n- and p-MOSFETs in our future study.

Acknowledgement

First of all, I would like to thank my advisor Prof. Albert Chin for his fruitful instructions and enthusiastic discussions for my dissertation. I am also grateful to all members in ED633 group, including those seniors, D. S. Yu, H. L. Kao, C. H. Lai, C. H. Wu and B. F. Hung, for their help in my study; those classmates, G. T. Lin, C. F. Li, Y. Y. Tseng and J. M. Lai, for their accompany in my graduate school life; especially N. C. Su, S. G. Shen and W. L. Huang for their assistance in experiments.

Moreover, I am appreciative of the financial and equipment supports from National Science Council, Nano Facility Center of NCTU and National Nano Device Laboratory. I am also grateful to those who ever assisted this work.

Finally, I greatly appreciate the endless encouragement and spiritual support of my family and my dear girl friend Miss Ling-Ru Guo. Without them, I can't finish this dissertation.

Contents

Chapter 1 Introduction

Chapter 2 HfLaON *n*-MOSFETs Using Low Work Function HfSi$_x$ Gate

Table Captions

Figure Captions:

Chapter 1 Introduction

Chapter 2 HfLaON *n*-MOSFETs Using Low Work Function HfSi*x* Gate

Chapter 3 HfLaON p-MOSFETs Using High Work Function Ir$_3$Si Gate

Chapter 4 High Work-Function Ir/HfLaO p-MOSFETs Using Low-Temperature-Processed Shallow Junction

Chapter 5 Very Low V_t Hf/HfLaO n-MOSFETs Using Self-Aligned Low Temperature

Shallow Junction

Chapter 1

Introduction

1.1 Metal Gate Electrodes

As traditional poly-silicon (poly-Si) gated metal-oxide semiconductor field effect transistors (MOSFETs) scales, the additional series capacitance due to poly-Si depletion becomes an increasingly large fraction of the total gate capacitance [1.1]-[1.13]. Besides, boron penetration from the poly-Si gate will also degrade the performance of the transistors. In order to overcome these problems, metal gate electrodes was used to be a practical way to eliminate poly-gate depletion and boron penetration [1.1]-[1.8]. In addition, metal gates also have the potential to reduce sheet resistance of gate electrodes. Metal electrodes with suitable work functions and sufficient physical and electrical stability are being widely investigated to solve these problems.

1.1.1 Classification of Metal Gate Materials

Metal gate materials are generally classified into four major types including pure metals, metallic alloys, metal silicides and metal nitrides/carbides/oxides.

(1) Pure metals:

Fig. 1-1 shows the periodic table. Group B metals are commonly used in the IC industry. The work functions periodically range from conduction band (E_c) to valence band

(E_v) relative to locations of elements [1.14]. Elements in column IIIB, IVB VB such as Ti,

Y, Hf, Ta and Lanthanide series have n-type work functions; elements in column VIB and

part elements in column VIIB such as Mo and W have mid-gap work functions; elements in

column VIIB such as Rh, Ir, Ni, Pd and Pt tend to have p-type work functions. N-type

elements are chemically reactive. As a result, a capping metal layer such as TaN is

necessary to prevent possible reaction during thermal process. P-type elements are

relatively inert and can sustain the high temperature process. However, the chemical inertia

results in the difficulties in patterning and poorness in adhesion.

(2) Metallic alloys:

Typically, metallic alloys are binary alloys consist of n-type metal and p-type

metal/mid-gap metals, such as Ta-Pt alloys, Ta-Ru alloys and Hf-Mo alloys [1.15-1.17].

The work function is determined by the atomic composition. Alloys with higher n-type

metal content have a lower work function. On contrary, alloy with higher p-type metal

content have a higher work function.

(3) Metal silicides:

Metal react with silicon to form metal silicides. The popular metal silicide candidates

are hafnium silicide, molybdenum silicide, tungsten silicide, nickel silicide, cobalt silicide,

platinum silicide and Iridium silicide. The merit of metal silicide gates is the compatibility

with conventional CMOS process. Therefore, metal silicides are thought to be the possible

metal gate materials.

(4) Other metal nitrides/carbides/oxides

Metals react with nitrogen/carbon/oxygen to form metal nitrides/carbides/oxides which are more chemically stable on dielectrics than pure metal. The work function can be adjusted by the nitrogen/carbon/oxygen composition and metal nitrides/carbides/oxides phase, but the tunable range is not wide enough to be used for both n- and p-MOSFETs. In addition, an obvious drawback is the high resistivity.

1.1.2 Work Function

Metal work functions (ϕ_m) are shown in Fig. 1-2 and they play an important role for metal-gate/high-κ C-MOSFETs. The preferred work function of the metals are ~5.2 eV for p-MOSFETs and ~4.1 eV for n-MOSFETs. Recently, lots of metal or metal-nitride materials have been widely researched and successfully intergraded in advanced C-MOSFETs, such as TiN, TaN, Pt, Mo and Ir [1.1]-[1.13]. However, it has been found that thermal annealing of the metal gates at high temperature results in mid-gap values for some metal gate candidates [1.18]. Therefore, the Fermi-level pinning effect needs to be avoided by selecting suitable metal gate and high-κ materials for advanced CMOS technologies.

1.2 High-κ materials

Many materials systems are currently under consideration as potential replacements for SiO_2 as the gate dielectric material for 45 nm node CMOS technology. A systematic

consideration of the required properties of gate dielectrics indicates that the key guidelines for

selecting an alternative gate dielectric are [1.19]-[1.24]:

(1) Permittivity

(2) Band gap

(3) Band alignment to silicon

(4) Thermodynamic stability

(5) Film morphology

(6) Interface quality

(7) Compatibility with the current or expected materials to be used in processing for

CMOS devices

(8) Reliability

Many dielectrics appear favorable in some of these areas, but very few materials are

promising with respect to all of these guidelines. Specifically, a dielectric constant (κ) ~25 is

required to satisfy the requirements for CMOS gate dielectrics leading out to years beyond

2010. Similar or larger values are required for dielectrics used in embedded dynamic random

access memory (DRAM) cells and radiofrequency (RF) coupling capacitors. The material

must also respond positively to a series of other demands relating to such effects as lack of

interactivity with the Si substrate, low leakage currents, low interface state density, high

electrical barriers against charge injection, etc. The gate leakage current through the gate

oxide increases significantly because direct tunneling is the primary conduction mechanism in down-scaling CMOS technologies. Therefore, the engineering of high- κ gate dielectrics have attracted great attention and played an important role in VLSI technology.

According to the ITRS (International Technology Roadmap for Semiconductor) [1.25], the suitable gate dielectrics must have value more than 8 for 50-70 nm technology nodes and that must be more than 15 when the technology dimension less than 50 nm. Figs. 1-3 and 1-4 show the evolution of CMOS technology requirements. Oxy-nitrides (SiO_xN_y) have been introduced to extend the use of SiO_2 in production but eventually it has to be replaced by a high-κ material, such as Ta_2O_5, TiO_2, HfO_2, ZrO_2, Al_2O_3, La_2O_3 or mixtures of them or metal-oxide-silicates of the mentioned compounds. However, most metal oxides will have the characteristics of crystallization at elevated temperature which cause devices generate non-uniform leakage distribution and give large statistical variation for nano-meter devices across the chip. Materials such as HfLaON can still preserve its amorphous structure up to 1000^oC as Fig. 1-5 shows. Fig. 1-6 shows the summaries of the κ value and band offset for popular high-κ dielectric candidates. To predict the M-N thermal stability, in Fig.1-7 we show the bond enthalpy for various metal/dielectric combinations. In general the bond strength is that M-O> M-N> M-C.

1.3 Metal Gate High-κ Strategy

The metal gate high-κ strategy are generally classified into four different type including

Single Metal Single Dielectric (SMSD), Dual Metal Single Dielectric (DMSD), Single Metal

Dual Dielectric (SMDD) and Dual Metal Dual Dielectric (DMDD). Table 1-1 lists pros and

cons of different metal gate high-κ strategy. In a metal gate technology, one approach

employs a metal with mid-gap work function for both *n*- and *p*-MOSFETs. The drawbacks are

that the threshold voltages would be too large for a reasonable channel doping, and

counter-doping the channel to alleviate this problem degrades short-channel and turn-off

characteristics [1.26], [1.27]. Hence, an approach analogous to the established dual-poly-Si

gate technology, i.e., a dual-metal gate technology, would be preferred. The major challenge

is to find two metals with suitable work functions and a way to integrate them into a CMOS

process.

1.4 Overview of Dissertation

At first, scaling the effective oxide thickness (EOT) from 1.6 nm to 1.2nm using $HfSi_x$

gates was studied. In the following study, similar FUSI process using $IrSi_x$ gates was also

investigated. However, poor effective metal work function ($\phi_{m\text{-}eff}$) and high threshold voltgage

(V_t) is observed at 1.2nm EOT. As a result, we aimed to develop a new process technology to

solve this problem.

In order to study the origin of flat-band voltage (V_{fb}) roll-off phenomenon. We

compared the V_{fb} of $IrSi_x$ gates under different EOT. Finally, we develop a new process

technology of high work-function Ir/HfLaO *p*-MOSFETs using low-temperature-processed

shallow junction. Finally, we also tried to decrease the process temperature of *n*-MOSFET by

Hf/HfLaO using solid phase diffusion (SPD). Two different Solid phase diffusion (SPD)

shallow junctions were studied. The self-aligned and gate-first Hf/HfLaO *n*-MOSFETs have

the advantages of $\leq 900^{\circ}C$ low processing temperature and good device performance using a

self-aligned and gate-first process.

Table 1-1 Comparison of different Metal Gate High-κ Strategy.

	Pros	Cons
SMSD	✓Simple process	✗ Limited range of work function tuning ✗ Metal/Dielectric interface problem ✗ Poor Device performance
SMDD	✓Less complicated process step ✓Wider range of work function tuning ✓Good Device performance	✗ Two dielectric deposition steps ✗ Metal/Dielectric interface problem ✗ Work function tuning range of dielectric material is not as large as metal gates.
DMSD	✓Less complicated process step ✓Wider range of work function tuning ✓Good Device performance	✗ Two gate deposition steps ✗ Metal/Dielectric interface problem
DMDD	✓Widest range of work function tuning ✓Most Flexible in metal/dielectric selection ✓Good Device performance	✗ Two dielectric deposition steps ✗ Two gate deposition steps ✗ Complex etching steps

IA																	0
H	IIA												IIIA	IVA	VA	VIA	VIIA	He
Li	Be												B	C	N	O	F	Ne
Na	Mg	IIIB	IVB	VB	VIB	VIIB		VIIIB		IB	IIB		Al	Si	P	S	Cl	Ar
K	Ca	Sc (N)	Ti (N)	V (N)	Cr (M)	Mn (M)	Fe (M)	Co (M)	Ni (P)	Cu (M)	Zn (N)		Ga	Ge	As	Se	Br	Kr
Rb	Sr	Y (N)	Zr (N)	Nb (N)	Mo (M)	Tc (M)	Ru (P)	Rh (P)	Pd (P)	Ag (P)	Cd (N)		In	Sn	Sb	Te	I	Xe
Cs	Ba	*La (N)	Hf (N)	Ta (N)	W (M)	Re (P)	Os (M)	Ir (P)	Pt (P)	Au (P)	Hg (M)		Tl	Pb	Bi	Po	At	Rn
Fr	Ra	+Ac	Rf	Ha	Sg	Ns	Hs	Mt	110	111	112	113						

*Lanthanide Series	Ce (N)	Pr (N)	Nd (N)	Pm	Sm (N)	Eu (N)	Gd (N)	Tb (N)	Dy (N)	Ho (N)	Er (N)	Tm (N)	Yb (N)	Lu (N)
+Actinide Series	Th	Pa	U	Np	Pu	Am	Cm	Bk	Cf	Es	Fm	Md	No	Lr

Fig. 1-1   The common elements in periodic table. The elements were marked with p, n and

m according to its work function near the valence band, conduction band and

mid-gap of silicon energy band, respectively.

Fig. 1-2   Work Function variation versus atomic number

Year of Production	2005	2006	2007	2008	2009	2010	2011	2012	2013
DRAM ½ Pitch (nm) (contacted)	80	70	65	57	50	45	40	36	32
MPU/ASIC Metal 1 (M1) ½ Pitch (nm)(contacted)	90	78	68	59	52	45	40	36	32
MPU Physical Gate Length (nm)	32	28	25	22	20	18	16	14	13
L_g: Physical L_{gate} for High Performance logic (nm) [1]	32	28	25	22	20	18	16	14	13
EOT: Equivalent Oxide Thickness [2]									
IS — Extended planar bulk (Å)	12	11	11	10	9	6.5	5	5	
Delete — UTB FD (Å)				9	8	7	6	5	5
DG (Å)							8	7	6
Gate Poly Depletion and Inversion-Layer Thickness [3]									
IS — Extended Planar Bulk (Å)	7.3	7.4	7.4	7.0	7.0	2.7	2.5	2.5	
Delete — UTB FD (Å)				4	4	4	4	4	4
DG (Å)							4	4	4
EOT_{elec}: Electrical Equivalent Oxide Thickness in inversion [4]									
IS — Extended Planar Bulk (Å)	19.3	18.4	18.4	17.0	16.0	9.2	7.5	7.5	
Delete — UTB FD (Å)				13	12	11	10	9	9
DG (Å)							12	11	10
$J_{g,limit}$: Maximum gate leakage current density [5]									
IS — Extended Planar Bulk (A/cm²)	1.88E+02	5.36E+02	8.00E+02	1.18E+03	1.10E+03	1.56E+03	2.00E+03	2.43E+03	
Delete — UTB FD (A/cm²)				7.73E+02	9.50E+02	1.22E+03	1.38E+03	2.07E+03	2.23E+03
DG (A/cm²)							6.25E+02	7.86E+02	8.46E+02
V_{dd}: Power Supply Voltage (V) [6]	1.1	1.1	1.1	1	1	1	1	0.9	0.9
$V_{t,sat}$: Saturation Threshold Voltage [7]									
IS — Extended Planar Bulk (mV)	195	168	165	164	237	151	146	148	
Delete — UTB FD (mV)				169	168	167	170	166	167
DG (mV)							181	184	185
$I_{sd,leak}$: Source/Drain Subthreshold Off-State Leakage Current [8]									
IS — Extended Planar Bulk (µA/µm)	0.06	0.15	0.2	0.26	0.22	0.28	0.32	0.34	
Delete — UTB FD (µA/µm)				0.17	0.19	0.22	0.22	0.29	0.29
DG (µA/µm)							0.1	0.11	0.11
$I_{d,sat}$: effective NMOS Drive Current [9]									
IS — Extended Planar Bulk (µA/µm)	1.02E+03	1.13E+03	1.20E+03	1.21E+03	1.18E+03	2.05E+03	2.49E+03	2.30E+03	
Delete — UTB FD (µA/µm)				1486	1625	1815	2015	2037	2198
DG (µA/µm)							1899	1932	2220
Mobility Enhancement Factor for $I_{d,sat}$ [10]									
Extended Planar Bulk	1.09	1.09	1.08	1.09	1.1	1.1	1.12	1.11	
Delete — UTB FD				1.06	1.06	1.06	1.06	1.05	1.05
DG							1.05	1.04	1.05

Fig. 1-3   High-performance logic technology requirements (the international technology

roadmap for semiconductors:2006 update)

Year of Production	2005	2006	2007	2008	2009	2010	2011	2012	2013
DRAM ½ Pitch (nm) (contacted)	80	70	65	57	50	45	40	36	32
MPU/ASIC Metal 1 (M1) ½ Pitch (nm)(contacted)	90	78	68	59	52	45	40	36	32
MPU Physical Gate Length (nm)	32	28	25	22	20	18	16	14	13
Effective Ballistic Enhancement Factor [11]									
Extended Planar Bulk	1	1	1	1	1	1	1	1	
Delete UTB FD				1	1	1	1	1	1.1
DG							1.17	1.25	1.31
R_{sd}: Effective Parasitic series source/drain resistance [12]									
Extended Planar Bulk (Ω-μm)	180	170	140	140	120	105	80	70	
Delete UTB FD (Ω-μm)				155	140	125	110	90	75
DG (Ω-μm)							110	100	90
$C_{g,ideal}$: Ideal NMOS Device Gate Capacitance [13]									
IS Extended Planar Bulk (F/μm)	5.73E-16	5.25E-16	4.69E-16	4.46E-16	4.31E-16	6.78E-16	7.39E-16	6.41E-16	
Delete UTB FD (F/μm)				5.84E-16	5.75E-16	5.65E-16	5.52E-16	5.37E-16	4.98E-16
DG (F/μm)							4.60E-16	4.39E-16	4.48E-16
$C_{g,total}$: Total gate capacitance for calculation of CV/I [14]									
IS Extended Planar Bulk (F/μm)	8.13E-16	7.65E-16	6.99E-16	6.56E-16	6.01E-16	8.28E-16	8.59E-16	7.51E-16	
Delete UTB FD (F/μm)				8.04E-16	7.55E-16	7.35E-16	6.92E-16	6.67E-16	6.18E-16
DG (F/μm)							6.50E-16	6.29E-16	6.28E-16
IS $\tau = CV/I$: NMOSFET intrinsic delay (ps) [15]	0.87	0.74	0.64	0.54	0.51	0.4	0.34	0.29	0.25
IS $1/\tau$: NMOSFET intrinsic switching speed (GHz) [16]	1149	1351	1563	1852	1961	2500	2941	3448	4000

Manufacturable solutions exist, and are being optimized
Manufacturable solutions are known
Interim solutions are known
Manufacturable solutions are NOT known

Fig. 1-4   High-performance logic technology requirements (continued) (the international

technology roadmap for semiconductors:2006 update)

Fig. 1-5　Grazing incident XRD spectra of HfLaON with NH$_3$ plasma after different RTA

annealing. In contrast to the HfLaO case, the HfLaON stays amorphous state after

1000^{o}C RTA.

Fig. 1-6   The band offset of popular high-κ materials.

Fig. 1-7　Bond enthalpy for M-O, M-N and M-C in the Periodic Table for thermal stability

prediction, with M-O>M-N>M-C in general. The bond enthalpy peaked at La, Hf

and Ta.

Chapter 2

HfLaON *n*-MOSFETs Using Low Work Function HfSi$_x$ Gate

2.1 Introduction

Metal gates and high-κ gate dielectrics are necessary for *C*MOSFETs at the 45 nm nodes and beyond [2.1]-[2.15], to reduce the DC power consumption from the gate current and continue the VLSI scaling. This poses a difficult technological challenge in that the large threshold voltage (V_t) that results from Fermi-level pinning is opposite to the trend needed for device scaling. To avoid this requires appropriate choices of the metal-gate work-function and high-κ dielectric - to reduce the pinning to achieve the required low V_t. Previously, we have shown that Fermi-level pinning can be reduced, even after surface plasma nitridation, by adding La$_2$O$_3$ to HfO$_2$, to produce the gate dielectric Hf$_{0.5}$La$_{0.5}$ON at 1.6 nm equivalent oxide thickness (EOT). Thus, a relatively low V_t can be achieved with a conventional TaN gate [2.15]. Here we report the use of a low work-function Fully Silicided (FUSI) HfSi$_x$ gate for Hf$_{0.7}$La$_{0.3}$ON *n*-MOSFETs, at a scaled EOT of 1.2 nm and reduced La composition of 30%. This gate yields a more negative flat band voltage (V_{fb}) than does a TaN gate. The resulting MOSFETs show a V_t of 0.18 V, a low leakage current of 9.2×10^{-4} A/cm^2 at 1 V above V_{fb} and 1.2 nm EOT, with an electron mobility of 215 cm^2/V-s. These devices can endure a rapid thermal annealing (RTA) temperature of 1000^{o}C, common in current poly-Si gate technology.

2.2 Experimental procedure

We used the 4-inch p-type Si wafers in these experiments. After a standard RCA clean, the $Hf_{0.7}La_{0.3}O$ was deposited on Si wafers by physical vapor deposition. Then the $Hf_{0.7}La_{0.3}O$ surface was exposed to nitrogen plasma to form the $Hf_{0.7}La_{0.3}ON$ gate dielectric. Amorphous Si of 5 nm thickness was deposited on the $Hf_{0.7}La_{0.3}ON$ followed by a PVD deposition of 20 nm thick Hf. To prevent Hf oxidation, a 30 nm thick Mo was subsequently deposited above the $Hf/Si/Hf_{0.7}La_{0.3}ON$ to form n-MOS capacitors. For n-MOSFETs, an additional 150 nm thick amorphous-Si was deposited to avoid ion implantation damage through the gate. The n^+ source-drain regions were formed by using a 35 KeV phosphorus ion implantation (at a 5×10^{15} cm^{-2} dose) followed by RTA activation at 1000^oC for 5 sec. (Note that the FUSI $HfSi_x$ gate was formed at a high RTA temperature, similar to Ir_3Si[2.14], which is different from a conventional low temperature salicide process.) For comparison, TaN gates were also deposited on the $Hf_{0.7}La_{0.3}ON$ to form the n-MOS capacitors. The fabricated devices were characterized by C-V and I-V measurements using an HP4284A precision LCR meter and HP4156 semiconductor parameter analyzer, respectively.

2.3 Result and Discussion

In Figures 2-1 and 2-2, we show the C-V and J-V characteristics of $HfSi_x/Hf_{0.7}La_{0.3}ON$ and control $TaN/Hf_{0.7}La_{0.3}ON$ capacitors respectively. For comparison, the characteristics of a capacitor with a TaN gate on $Hf_{0.7}La_{0.3}ON$ are included. The FUSI $HfSi_x$ gate without poly-Si

depletion – as formed by Hf deposition on thin 5 nm amorphous-Si at 1000^oC RTA –

produces devices with a high capacitance density, close to those using a TaN gate. However,

the V_{fb} of the $HfSi_x$ gate is more negative than for the TaN gate, which is needed for low V_t

operation. An EOT of 1.2 nm was found using a quantum-mechanical (QM) *C-V* simulation.

A low $\phi_{m\text{-}eff}$ of 4.33 eV was obtained from a V_{fb}-*EOT* plot for the $HfSi_x/Hf_{0.7}La_{0.3}ON$ devices,

making them suitable for *n*-MOS applications. The leakage current of 9.2×10^{-4} A/cm^2 (at 1 V

beyond V_{fb}) is ~5 orders of magnitude lower than that of SiO_2 at a 1.2 nm EOT. This low

leakage current is due to the high-κ $Hf_{0.7}La_{0.3}ON$, highlighting the good thermal stability of

the $HfSi_x/Hf_{0.7}La_{0.3}ON$ gate structure after a 1000^oC RTA. The higher leakage current at low

voltages using TaN gate than that of $HfSi_x$ may be due to the sputter-induced damage to

$Hf_{0.7}La_{0.3}ON$ gate dielectric. Thus, both low $\phi_{m\text{-}eff}$ and low gate dielectric leakage current can

be achieved in $HfSi_x/Hf_{0.7}La_{0.3}ON$ MOS capacitors.

Figures 2-3 and 2-4 show the I_d-V_d and I_d-V_g transistor characteristics of the 1.2 nm EOT

$HfSi_x/Hf_{0.7}La_{0.3}ON$ n-MOSFETs. A small V_t of only 0.18 V was measured from the linear

I_d-V_g plot - this is due to the low $\phi_{m\text{-}eff}$ of 4.33 eV found from the *C-V* measurements.

The electron mobility as a function of effective electric field for the $HfSi_x/Hf_{0.7}La_{0.3}ON$

n-MOSFETs is shown in Fig. 2-5, where the data was derived from measured I_d-V_g curves.

High peak electron mobility of 215 cm^2/V-s is obtained, at a small EOT of 1.2 nm. In Table 1

we summarize and compare the important transistor characteristics for various

metal-gate/high-κ n-MOSFETs. The merits of the HfSi$_x$/Hf$_{0.7}$La$_{0.3}$ON n-MOSFETs are the small EOT of 1.2 nm, low V_t of 0.18 V, good peak mobility of 215 cm^2/V-s and simple high-temperature FUSI processing.

2.4 Conclusion

We have found good performance in terms of V_t and mobility for Hf$_{0.7}$La$_{0.3}$ON n-MOSFETs at 1.2 nm EOT using a low work-function and high-temperature-stable HfSi$_x$ gate. The self-aligned and gate-first HfSi$_x$/HfLaON n-MOSFETs have the advantages of simple high temperature FUSI processing and compatibility with current VLSI lines.

Table 2-1 Comparison of device parameters for metal-gate/high-κ n-MOSFETs.

High-κ	Metal Gate	EOT (nm)	V_t (V)	Process Temp.
HfLaON **This work**	**HfSi$_x$**	**1.2**	**0.18**	**1000^{o}C**
HfAlON [2.11]	Yb$_x$Si	1.7	0.1	Low Temp. FUSI
HfTaO [2.10]	TaN	1.6	-	1000^{o}C
HfSiON [2.13]	TaC	1.2	~0.4	1000^{o}C
HfSiON [2.12]	NiSi	1.5	0.5	Low Temp. FUSI
HfSiON [2.9]	NiSi$_2$	1.7	0.47	Low Temp. FUSI

Fig. 2-1　*C-V* characteristics of the HfSi$_x$/Hf$_{0.7}$La$_{0.3}$ON *n*-MOS capacitors, after a 1000$^{\mathrm{o}}$C

RTA. The inserted figure is a *V$_{fb}$-EOT* plot.

Fig. 2-2 *J-V* characteristics of the HfSi$_x$/Hf$_{0.7}$La$_{0.3}$ON *n*-MOS capacitors, after a 1000$^{\rm o}$C

RTA.

Fig. 2-3   The I_d-V_d characteristics of the HfSi$_x$/Hf$_{0.7}$La$_{0.3}$ON n-MOSFETs.

Fig. 2-4   The I_d-V_g characteristics of the HfSi$_x$/Hf$_{0.7}$La$_{0.3}$ON n-MOSFETs.

Fig. 2-5 The electron mobility vs. effective electric field for the HfSi$_x$/Hf$_{0.7}$La$_{0.3}$ON

n-MOSFETs.

Chapter 3

HfLaON *p*-MOSFETs Using High Work Function Ir$_3$Si Gate

3.1 Introduction

According to the International Technology Roadmap for Semiconductors (ITRS), the

metal-gate/high-κ is the required technology for the future generation *C*-MOSFETs to reduce

the undesired large gate leakage current and continue the gate oxide scaling [3.1]-[3.11].

Recently, the HfSiON gate dielectric is a promising candidate beyond SiON with merits of

high κ value, low gate leakage current and similar amorphous structure after 1000^{o}C RTA for

VLSI process. However, the lack of a high work function gate for HfSiON *p*-MOSFETs is the

challenge since only Ir (5.27 eV) and Pt (5.65 eV) in the Periodic Table [3.8] have the needed

work function larger than target 5.2 eV. The other problem of HfSiON is the relative lower κ

of 10~14 that causes limited scaling capability. In this paper, we developed the high

temperature stable Ir$_3$Si/HfLaON *p*-MOSFET to address above issues. The novel HfLaON

dielectric can preserve the amorphous structure after 1000^{o}C RTA and is similar to HfSiON

but with significantly higher κ value. Using high work-function Ir$_3$Si gate electrode [3.8]-[3.9],

the *p*-MOSFETs show good device integrity of low leakage current of 1.8×10^{-5} A/cm^2 at 1 V

above flat band voltage (V_{fb}), high hole mobility of 84 cm^2/Vs and good 1000^{o}C RTA thermal

stability at equivalent oxide thickness (EOT) of 1.2 nm. These results are compatible with or

better than the best reported metal-gate/high-κ p-MOSFETs [3.1]-[3.7].

3.2 Experimental procedure

Standard N-type Si wafers with resistivity 1~10 Ω-cm (10^{15}-10^{16} cm^{-3} doping level) were used in this study. After standard RCA clean, the HfLaO was deposited on N-type Si wafers by PVD and post deposition anneal (PDA). The HfLaON was formed by applying NH$_3$ plasma surface nitridation on HfLaO. Then 5 nm amorphous Si and 20 nm Ir was subsequently deposited on HfLaON and RTA annealed at 1000^{o}C for 5 sec to form the MOS capacitors. For p-MOSFETs, additional thick TaN capping layer is added on Ir/Si/HfLaON to prevent subsequent ion implantation penetration, where the Ir$_x$Si gate was formed during RTA. After patterning, self-aligned B^{+} implantation was applied at 25 KeV and source-drain doping was activated at 1000^{o}C RTA for 5 sec. The fabricated p-MOSFETs were characterized by C-V and I-V measurements.

3.3 Result and Discussion

In Figures 3-1 and 3-2 we show the C-V and J-V characteristics of Ir$_3$Si/HfLaON and TaN/HfLaON capacitors respectively. For comparison, the characteristics of a capacitor with a TaN gate on HfLaON are included. The FUSI Ir$_3$Si gate without poly-Si depletion − as formed by Ir deposition on thin 5 nm amorphous-Si at 1000^{o}C RTA – produces devices with a high capacitance density, close to those using a TaN gate. However, the V_{fb} of the Ir$_3$Si gate is more positive than for the TaN gate, which is needed for low V_t operation. An EOT of 1.2 nm

was found using a quantum-mechanical (QM) C-V simulation. However, unexpected V_{fb} roll-off is observed which will cause high V_t and result in poor device performance. The leakage current of 5.29×10^{-4} A/cm^2 (at 1 V beyond V_{fb}) is ~5 orders of magnitude lower than that of SiO$_2$ at a 1.2 nm EOT. This low leakage current is due to the high-κ HfLaON, highlighting the good thermal stability of the Ir$_3$Si/HfLaON gate structure after a 1000$^\text{o}$C RTA. Thus, only low gate dielectric leakage current can be achieved in Ir$_3$Si/HfLaON MOS capacitors.

Figures 3-3 and 3-4 show the I_d-V_d and I_d-V_g transistor characteristics of the 1.2 nm EOT Ir$_3$Si/HfLaON p-MOSFETs. A high V_t of 0.25 V was measured from the linear I_d-V_g plot - this is due to the roll-off of V_{fb} that can be found from the C-V measurements.

The hole mobility as a function of effective electric field for the Ir$_3$Si/HfLaON p-MOSFETs is shown in Fig. 3-5, where the data was derived from measured I_d-V_g curves. High peak hole mobility of 86 cm^2/V-s could still be obtained, at a small EOT of 1.2 nm. The merits of the Ir$_3$Si/HfLaON p-MOSFETs are the small EOT of 1.2 nm, good peak mobility of 215 cm^2/V-s and simple high-temperature FUSI processing.

3.4 Conclusion

Good device integrity of Ir$_3$Si/HfLaON p-MOSFETs is shown by the very low leakage current, good hole mobility and 1000$^\text{o}$C thermal stability. However, poor V_{fb} and high V$_t$ is observed at 1.2nm EOT. This gate-first and self-aligned process is fully comparable to current

VLSI fabrication lines.

Fig. 3-1   *C-V* characteristics of Ir$_3$Si/HfLaON and TaN/HfLaON capacitors respectively,

after a 1000°C RTA.

Fig. 3-2 *J-V* characteristics of Ir$_3$Si/HfLaON and TaN/HfLaON capacitors respectively, after a 1000^{o}C RTA.

Fig. 3-3 The I_d-V_d characteristics of the Ir$_3$Si/HfLaON p-MOSFETs.

Fig. 3-4   The I_d-V_g characteristics of the Ir$_3$Si/HfLaON p-MOSFETs.

Fig. 3-5   The hole mobility vs. effective electric field for the $Ir_3Si/HfLaON$ p-MOSFETs.

Chapter 4

High Work-Function Ir/HfLaO p-MOSFETs Using

Low-Temperature-Processed Shallow Junction

4.1 Introduction

To reduce the unwanted gate leakage current and continue the logic device evolution, metal-gates and high-κ technology are required for C-MOSFETs used for 45 nm node and beyond [4.1]-[4.19]. The major challenge for metal-gate/high-κ C-MOSFETs is the undesired high threshold voltage (V_t); this is especially difficult for p-MOS requiring high effective work-function ($\phi_{m\text{-}eff}$) gate, since only Ir and Pt in the Periodic Table has the needed >5.2 eV values [4.13]. Furthermore, Ir can be patterned by Reactive-Ion etching (RIE) [4.20]-[4.21] but not the case for Pt, which makes Ir the very few choice for high $\phi_{m\text{-}eff}$ p-MOS. Previously, we showed that the self-aligned Ir_3Si/HfLaON p-MOSFET [4.15] has the required low V_t of -0.1 V by using high $\phi_{m\text{-}eff}$ Ir_3Si gate of 5.08 eV at 1.6 nm effective oxide thickness (EOT). This is achieved even after 1000°C rapid thermal annealing (RTA) used for source-drain doping activation after ion implantation. In this paper, we have studied the p-MOSFET with EOT scaling to 1.2 nm. Unfortunately, the V_t of Ir_3Si/HfLaON p-MOS increases largely to -0.25 V. To address this V_t increase by flat-band voltage (V_{fb}) roll-off [4.18], we have developed a novel low temperature processed Ir/HfLaO p-MOSFET using solid-phase

diffused (SPD) shallow junction. This self-aligned and gate-first p-MOSFET showed proper

$\phi_{m\text{-}eff}$ of 5.3 eV, low V_t of +0.05 V, high mobility of 90 cm^2/Vs at -0.3 MV/cm and small 85^{o}C

negative bias-temperature instability (NBTI) of 20 mV at 10 MV/cm for 1 hr. Besides, the

achieved p^+/n contact junction depth is in the range of 9.6~20 nm and useful for sub-90 nm

regime [4.22]. In comparing with 1000^{o}C RTA-annealed Ir$_3$Si/HfLaON p-MOSFET, this

achieved good device integrity in Ir/HfLaO is attributed to the using novel low-temperature

($\leq$900^{o}C) ultra-shallow junction process, where the reaction at high-κ interface decreases

exponentially followed by Arrhenius law. These results compare well with the best report

metal-gate/high-κ p-MOSFETs [4.1]-[4.19], with lower V_t, smaller EOT, similar simple

self-aligned and gate-first process for VLSI IC fabrication.

4.2 Experimental Procedure

Standard n-type Si wafers with resistivity of 1-10 Ω-cm were used in this study. After

regular RCA cleaning, the HfLaO was deposited on n-Si substrate by physical vaper

deposition (PVD) and post-deposition annealing (PDA). The La content in HfLaO is

controlled to be 50%. Then, 20 nm Ir and 150 nm TaN were deposited by PVD. After gate

patterning, the self-aligned 5 nm Ga or 10-nm-Ni/5-nm-Ga, covered with 100 nm SiO$_2$, was

deposited for p-MOS, followed by 550~900^{o}C RTA SPD. Finally, source-drain metal contact

was added to reduce the source-drain contact resistance in Ga doped case. For comparison,

the Ir$_3$Si/HfLaON p-MOSFETs were also fabricarted using 25 keV B$^+$ implantion with 5×10^{15}

cm^{-2} dose and followed by 1000^{o}C RTA dopant activation, where the HfLaON was formed by

applying NH$_3$ plasma surface nitridation on HfLaO. More detailed fabricateion process can be

found elsewhere [4.15]. The fabricated *p*-MOSFETs were characterized by

capacitance-voltage (*C-V*) and current-voltage (*I-V*) measurements using an HP4284A

precision LCR meter and an HP4156 semiconductor parameter analyzer, respectively.

4.3 Result and Discussion

4.3.1 V$_{fb}$ roll-off issue at thinner EOT:

Figures 4-1(a) and 4-1(b) show the *C-V* characteristics of Ir$_3$Si/HfLaON and Ir/HfLaO

p-MOSFETs after 1000^{o}C and 850^{o}C RTA, respectively. Although proper high *V$_{fb}$* is obtained

in Ir$_3$Si/HfLaON *p*-MOS at 1.6 nm EOT, the *V$_{fb}$* is largely decreased with further

down-scaling the EOT to 1.2 nm. Here the 1.2 nm EOT is confirmed from the

quantum-mechanical (QM) *C-V* simulation. In sharp contrast, the Ir/HfLaO *p*-MOSFETs after

850^{o}C RTA did not show such lower *V$_{fb}$* effect at thinner 1.2 nm EOT. Similar band-edge

work-function for *p*-MOS was also reported using Pt electrode [4.14]. It is important to notice

that the measured *C-V* curve of 1000^{o}C RTA-annealed Ir$_3$Si/HfLaON *p*-MOS is deviated from

the ideal QM *C-V* values, but closer agreement is reached in 850^{o}C RTA-annealed Ir/HfLaO

p-MOS. This result suggests that the interface charges may be one of the possible reasons to

cause *V$_{fb}$* roll-off at thinner 1.2 nm EOT of Ir$_3$Si/HfLaON devices. The possible derivation for

interface oxide charges may come from the charged oxide vacancies and dangling bonds of

non-stoichiometric oxides ($x<2$) caused by unavoidable interface reaction and inter-diffusion:

$$Si + HfO_2 \xrightarrow{\Delta} SiO_x + HfO_{2-x} \tag{1}$$

Such reactions are possible at high temperature owing to the similar bond enthalpies of

800 and 802 kJ/mol for respective SiO_2 and HfO_2 [4.13]. Although such silicate formation can

be decreased by inserting interfacial SiO_2, unfortunately this will increase the EOT and

degrade the required high κ value for achieving low leakage current.

To exam this assumption, we have measured the interface trap density (D_{it}) of gate

dielectrics with different RTA temperature. Figure 4-2 shows the measured charge-pumping

current as a function of frequency. Linear dependences of the current on frequency were

measured. The D_{it} of 9.7×10^{11} cm^{-2}eV^{-1} was obtained for 1000^{o}C RTA processed HfLaON

from Groeseneken's formula [4.23], which decreases to only 3.6×10^{11} cm^{-2}eV^{-1} for 850^{o}C

RTA thermal-cycled HfLaO. Such decreased D_{it} is very important to improve the device

performance in following sections.

On the other hand, the Ir/HfLaO device failed completely at 1000^{o}C, this is due to the

inevitable metal diffusion [4.17] of Ir into HfLaO at higher temperatures. Similar Ir diffusion

into HfO_2 was reported and confirmed by SIMS measurement [4.2]. Although this metal

diffusion through oxide can be decreased by using surface nitrided HfLaON, it still cannot

meet the 1000^{o}C RTA requirement for source-drain doping activation. To address this issue,

we have developed a low temperature shallow junction process for high-κ *p*-MOSFETs.

4.3.2 Low temperature shallow junction formed by SPD:

Figures 4-3(a) and 4-3(b) show the *J-V* characteristics of p^+/n junctions formed by SiO₂/Ga and SiO₂/Ni/Ga SPD, respectively. Good p^+/n junction characteristics are obtained using SiO₂/Ga SPD at 900°C RTA with reasonable ideality factor and low leakage current close to B^+ implanted controlled sample at 1000°C RTA. However, this process has relatively high sheet resistance of ~1050 Ω/sq. due to the ultra shallow junction of 9.6 nm at 10^{18} cm^{-3} concentration [4.24] shown in the Secondary Ion Mass Spectroscopy (SIMS) profile of Fig. 4-4. The improved ideality factor from 1.7 to 1.5 was obtained with increasing RTA time from 10 to 20 sec. This suggests the deeper junction to give better diode characteristics, which may be related to the reduced residue Ga in the depletion region.

To further improve the sheet resistance, the Ni-silicide is used. The incorporate Ni into Ga decreases the sheet resistance to only 10 Ω/sq., where good ideality factor and reverse leakage current are also obtained. The degradation of Ni/Ga formed junction in both ideality factor and leakage current at 850°C may be due to the deformation of NiSi. From the SIMS profile shown in Fig. 3, the adding Ni to Ga SPD causes the Ni-Ga co-diffusion and silicide formation. A junction depth of 20 nm is obtained, which was defined at 10^{18} cm^{-3} [4.24]. The degraded ideality factor from 1.36 to 1.8 with increasing RTA temperature from 700 to 850°C may be due to the excessive Ni within the p^+/n junction.

4.3.3 Device characteristics of low temperature SPD formed Ir/HfLaO p-MOS:

Based on the above shallow junctions, we have fabricated the Ir/HfLaO *p*-MOSFETs. The high-κ HfLaO was subjected to a PDA of 850^{o}C RTA in nitrogen ambient to reduce the oxide defects. Figures 4-5(a) and 4-5(b) are the *J-V* and *V$_{fb}$-EOT* characteristics of TaN/Ir on HfLaO devices, respectively. Here different HfLaO thickness was used to extract the V$_{fb}$. At 1.2 nm EOT, low leakage current of 2.4×10^{-4} is obtained at 1 V for *p*-MOS capacitors. However, the Ir/HfLaO *p*-MOS devices were failed after 1000^{o}C RTA due to Ir metal diffusion through high-κ [4.2]-[4.16]. Therefore, the decreasing temperature to ≤900^{o}C is vitally important to use the high work-function Ir electrode. A proper ϕ_{m-eff} of 5.3 eV is obtained for Ir/HfLaO device that is close to the ideal required band edge value of 5.2 eV used for *p*-MOSFETs.

Figure 4-6 shows the transistor *I$_d$-V$_d$* characteristics as a function of |*V$_g$-V$_t$*| for Ir/HfLaO *p*-MOSFETs with 900^{o}C RTA-annealed SiO$_2$/Ga SPD and 700^{o}C RTA-annealed SiO$_2$/Ni/Ga contacts. For comparison, the *I$_d$-V$_d$* characteristics of Ir$_3$Si/HfLaON *p*-MOSFETs with B$^+$ implant junction at 1000^{o}C RTA are also shown for comparison. At 1.2 nm EOT, the well-behaved *I$_d$-V$_d$* curves of these *p*-MOSFETs show good transistors performance using the SPD junctions.

Figure 4-7 shows the *I$_d$-V$_g$* characteristics of Ir/HfLaO and Ir$_3$Si/HfLaON *p*-MOSFETs. For Ir/HfLaO *p*-MOSFETs, a small *V$_t$* as low as +0.05 V is obtained from the linear *I$_d$-V$_g$* plot

at 1.2 nm EOT. This is consistent with the large $\phi_{m\text{-}eff}$ of 5.3 eV from the V_{fb}-*EOT* plot shown

in Fig. 4-5(b). For Ir$_3$Si/HfLaON *p*-MOSFETs, the V_t of -0.25V is obtained. This is due to the

V_{fb} *roll-off* shown in Fig. 1(a) that is attributed to the charged oxide vacancies in *eq.* (1) and

higher D$_{it}$ value measured by charge-pumping current caused by higher 1000^{o}C RTA.

Figure 8 shows the extracted hole motility versus gate electric field from the measured

I_d-V_g characteristics for Ir/HfLaO and Ir$_3$Si/HfLaON *p*-MOSFETs using SPD and B$^+$

implanted junctions at 1.2 nm EOT. High peak hole mobility of 90 at -0.3 MV/cm and 86

cm^2/V-s at -0.33 MV/cm is obtained for Ir/HfLaO and Ir$_3$Si/HfLaON *p*-MOSFETs

respectively, which is comparable with the published data in the literature [1]-[19]. For

Ir$_3$Si/HfLaON device, the sub-threshold swing (SS) is 81 mV/dec. For Ir/HfLaO with Ga/Ni

SPD case, a smaller SS of 74 mV/decade is obtained that is is close to the reported value of

LaO-capped HfSiON [4.19]. The improved SS is related to the measured lower D$_{it}$ value

shown in Fig. 4-2.

The reliability is an important factor of high-κ MOSFETs. We have measured the NBTI

as shown in Fig. 4-9, under the condition of 10 MV/cm bias for 1 hr at 85^{o}C. Here the stress

field is defined as (V_g-V_t)/CET; CET is the capacitance equivalent thickness. Small NBTI of

20 and 26 mV are measured for Ir/HfLaO and Ir$_3$Si/HfLaON *p*-MOSFETs at 1.2 nm EOT

after 1 hr stress at 85^{o}C, respectively. These small NBTI value for 1000^{o}C RTA-annealed

Ir$_3$Si/HfLaON *p*-MOSFETs is attributed to the amorphous structure HfLaON [4.15].

Table 4-1 summarizes and compares the important device parameters of metal-gate/high-k p-MOSFETs. The merits of self-aligned Ir/HfLaO p-MOSFETs with SPD shallow contact junction are the proper $\phi_{m\text{-}eff}$ of 5.3 eV, low V_t of +0.05 V, high mobility of 90 cm^2/V-s at -0.3 MV/cm, and small BTI of 20 mV (85^{o}C, 10 MV/cm & 1 hr). These results are comparable with or better than the best reported data for metal-gate/high-κ p-MOSFETs, with small 1.2 nm EOT, similar simple self-aligned and gate-first process for VLSI IC fabrication.

4.4 Conclusion

Good device performance of Ir/HfLaO p-MOSFETs is shown by the high $\phi_{m\text{-}eff}$ of 5.3 eV, low V_t of +0.05 V, shallow junction of 9 or 20 nm, high hole mobility of 90 cm^2/V-s at -0.3 MV/cm, and small BTI <20 mV (85^{o}C, 10 MV/cm & 1 hr) with advantage of self-aligned and gate-first process for VLSI line.

Table 4-1 Comparison of important device parameters among metal-gate/high-κ p-MOSFETs.

High-κ	Metal-Gate	EOT (nm)	$\phi_{m\text{-}eff}$ (eV)	V_t (V)	Process Temp.	Mobility (cm^2/Vs)
This work HfLaO	**Ir**	**1.2**	**5.3**	**+0.05**	**≤850^{o}C SPD**	**90**
Chapter 3 HfLaON	**Ir$_3$Si**	**1.2**	**5.0**	**-0.25**	**1000^{o}C**	**86**
HfLaON [4.15]	Ir$_3$Si	1.6	5.08	-0.1	1000^{o}C	84
HfAlON [4.16]	Ir$_x$Si	1.7	4.9	-0.29	950^{o}C	80
HfSiON [4.11]	Ni$_{31}$Si$_{12}$	1.5	~4.8	-0.4	Low Temp. FUSI	~70
HfSiON [4.9]	NiSiGe	1.3	-	-0.5	Low Temp. FUSI	70
HfSiON [4.6]	Ni$_3$Si	1.7	4.8	-0.69	Low Temp. FUSI	65

(a)

(b)

Fig. 4-1   *C-V* characteristics of (a) Ir₃Si/HfLaON *p*-MOSFETs after 1000°C RTA and (b)

Ir/HfLaO *p*-MOSFETs after 850°C RTA. The C-V characteristics were measured at

500 kHz.

Fig. 4-2   Charge pumping current as a function of gate pulse frequency for 1000°C

processed HfLaON and 850°C processed HfLaO.

(a)

(b)

Fig. 4-3 *J-V* characteristics of p^+/n junction formed by (a) SiO_2/Ga SPD at 900°C RTA and

control B^+ implantation at 1000°C RTA; (b) SiO_2/Ni/Ga SPD at 550~850°C RTA.

Fig. 4-4   SIMS profile of Ga and Ni/Ga-silicide p^+/n junction formed by SPD.

(a)

$\phi_{m,eff}$=5.3 eV

Ir/HfLaO processed under 850°C RTA for 30 sec

(b)

Fig. 4-5   (a) *J-V* and (b) *V_{fb}-EOT* characteristics of Ir/HfLaO *p*-MOS after 850°C RTA.

Fig. 4-6   The I_d-V_d characteristics of Ir/HfLaO p-MOSFET using Ga or NiGa-silicide S/D.

Fig. 4-7   The I_d-V_g characteristics of Ir/HfLaO or Ir$_3$Si/HfLaON p-MOSFETs.

Fig. 4-8 The extracted hole mobility from I_d-V_g characteristics of Ir/HfLaO or

Ir₃Si/HfLaON *p*-MOSFETs.

Fig. 4-9   The *ΔV_t* shift of Ir/HfLaO *p*-MOSFETs stressed at 85°C and 10 MV/cm for 1 hour.

Chapter 5

Very Low V_t Hf/HfLaO n-MOSFETs Using Self-Aligned Low Temperature

Shallow Junction

5.1 Introduction

Both metal gate and high-κ gate dielectric are needed to reduce the DC power consumption and gate depletion to continue the VLSI scaling trend, [5.1]-[5.12]. However, one of the difficult challenges for metal-gate/high-κ MOSFET is the large threshold voltage (V_t) by Fermi-level pinning that is opposite to scaling trend. To overcome this problem, low and high work-function metal-gates are required to reduce the pinning effect. Previously, we have reported the HfSi$_x$ gate on HfLaON has low effective work-function ($\phi_{m\text{-}eff}$) of 4.33 eV [5.12] and useful for n-MOS. For n-MOSFET, the novel TaC gate has shown low $\phi_{m\text{-}eff}$ [5.1]-[5.2]. However, the Full Silicidation (FUSI) gate [5.3]-[5.5], [5.8]-[5.13] for n-MOS is still needed to develop, which is due to the inherent advantage of the process compatibility with current poly-Si gate CMOS technology. In this chapter, we used the similar method of previously reported Ir for p-MOS to develop the low work-function Hf gate for n-MOSFET. This is because the Hf has very low work function of 3.5 eV in the Periodic Table. The Hf gate on HfLaO gives a low $\phi_{m\text{-}eff}$ of 4.1 eV and a good electron mobility of 243 cm^2/V-s. In addition, solid phase diffusion (SPD) process can reduce to process temperature down to

850^{o}C. These results indicate the potential application for metal-gate/high-κ n-MOSFETs.

5.2 Experimental procedure

We used the 4-inch p-type Si wafers in these experiments. After a standard RCA clean, the HfLaO was deposited on Si wafers by physical vapor deposition (PVD). Then Hf of 20 nm thickness was deposited on the HfLaO by PVD. To prevent Hf oxidation, a 50 nm thick TaN and 20 nm thick Ir were subsequently deposited above the Hf/HfLaO to form n-MOS capacitors. Then, NiAl-silicide Schottky contact for sub-45-nm node was made [5.15], or self-aligned H_3PO_4 was spun deposited, transformed to P_2O_5 at 200^{o}C and SPD at 850~900^{o}C RTA. Such wet H_3PO_4 spray and doping processes are used for commercial Si solar cell manufacture. Finally, source-drain metal contacts were added. For comparison, $HfSi_x$/HfLaON n-MOSFET using As^+ 35 KeV ion implantation (at a 5×10^{15} cm^{-2} dose) followed by RTA activation at 1000^{o}C for 5 sec were also fabricated. The fabricated devices were characterized by C-V and I-V measurements using an HP4284A precision LCR meter and HP4156 semiconductor parameter analyzer, respectively.

5.3 Result and Discussion

5.3.1 Low temperature shallow junction formed by SPD

Fig. 1 shows the variation Rs of NiAl (insert), H_3PO_4 spin SPD and As^+ implant with RTA condition. Data for the 1 keV As^+ implant and 1020oC RTA are from [5.16]. For NiAl case, very low Rs ~10 Ω/sq. could be achieved after 450~650^{o}C RTA. For H_3PO_4 spin SPD

compared with As^+ implant with 1020^{o}C RTA condition, H$_3$PO$_4$ spin SPD at 850^{o}C has

comparable Rs compared with X_j of 29 nm As^+ implant with 1020^{o}C RTA. Moreover, H$_3$PO$_4$

spin SPD at 875~900^{o}C has lower Rs compared with X_j of 29 nm As^+ implant with 1020^{o}C

RTA. In order to further check the reason of relative low Rs, we measured phosphorus SIMS

profile for H$_3$PO$_4$ spin SPD. The X_j data from [5.16] are also included for comparison. A *USJ*

X_j of 23 or 35 nm was measured by SIMS after 850 or 875^{o}C RTA – this is better than that for

a 1 keV As^+ implant and spike RTA at the same R_s [5.16]. This is due to the free from

defect-assisted diffusion caused by As^+ implant damage. This ≤900^{o}C process temperature is

important for HfLaO in preserving its amorphous structure at 900^{o}C, as Fig. 5-3 shows,

without using the nitrided HfLaON, which reduces the possible pinning at metal-gate/high-κ

interface. The amorphous structure of HfLaO at 900^{o}C is better than crystallized HfO$_2$ for

achieving good BTI, by avoiding charge trapping at poly-HfO$_2$ grain boundaries.

Figs. 5-4 (a) and 5-4(b) show the *J-V* of n^+/p junctions. Although the NiAl-silicide

Schottky contact has an *n* of 1.9, the self-aligned H$_3$PO$_4$ spin process improves *n* to 1.4, gives

a 10X smaller leakage and a low R_s. As a result, we finally choose the self-aligned H$_3$PO$_4$ spin

process for MOSFET fabrication.

5.3.2 Device characteristics of low temperature SPD formed Hf/HfLaO n-MOS

Figs. 5-5 and 5-6 are the *C-V* and *J-V* characteristics of Ir/TaN/Hf on HfLaO devices. At

1.2 nm EOT, the gate leakage current was only 1.8×10^{-4} A/cm^2 at -1 V. Reducing the RTA

temperature to $\leq 900^\circ$C is vital for choosing proper $\phi_{m\text{-}eff}$ pure metal gate electrode. Furthermore, we have also plotted the V_{fb}-EOT in Fig. 5-7 and proper $\phi_{m\text{-}eff}$ of 4.1 eV is obtained for Hf/HfLaO n-MOS.

The I_d-V_d, I_d-V_g characteristics of Hf/HfLaO n- MOSFETs are shown in Figs. 5-8 and 5-9, respectively. Good transistor characteristics, high drive current and low V_t of 0.03 V, are measured.

The μ_{eff}-E characteristics of Hf/HfLaO n- MOSFETs is derived from I_d-V_g characteristics and is shown in Fig. 5-10. High electron mobility of 243 cm^2/Vs is also observed. The improved mobility, compared with 1000°C RTA HfSi$_x$/HfLaON n-MOSFET, is consistent with lower charged vacancies associated with interfacial reactions. Table 5-1 compares various metal-gate/high-κ n-MOSFET data.

The merits of self-aligned Hf/HfLaO n-MOS with SPD USJ are proper $\phi_{m\text{-}eff}$ of 4.1 eV, low V_t of 0.03 V and high mobility of 243 cm^2/Vs. Our results are comparable with or better than the best reported data for metal-gate/high-κ n-MOSFET, with a small 1.2 nm EOT, and using a self-aligned and gate-first process.

5.4 Conclusion

We have found good performance in terms of V_t and mobility for HfLaO n-MOSFETs at 1.2 nm EOT using a low work-function Hf gate. The self-aligned and gate-first Hf/HfLaO n-MOSFETs have the advantages of $\leq 900^\circ$C low processing temperature and good device

performance using a self-aligned and gate-first process.

Table 5-1 Comparison of device parameters for metal-gate/high-κ *n*-MOSFETs.

High-κ	Metal Gate	EOT (nm)	V_t (V)	Process Temp.
HfLaO **This work**	**Hf**	**1.2**	**0.03**	**≤900^{o}C**
HfLaON **Chapter 2**	**HfSi$_x$**	**1.2**	**0.18**	**1000^{o}C**
HfAlON [5.11]	Yb$_x$Si	1.7	0.1	Low Temp. FUSI
HfTaO [5.17]	TaN	1.6	-	1000^{o}C
HfSiON [5.18]	TaC	1.2	~0.4	1000^{o}C
HfSiON [5.8]	NiSi$_2$	1.7	0.47	Low Temp. FUSI

Fig. 5-1 Variation *Rs* of NiAl (insert), H3PO4 spin SPD and *As*[+] implant with RTA

condition. Data for the 1 keV *As*[+] implant and 1020oC RTA are from [5.16].

Fig. 5-2 Phosphorus SIMS profile for H_3PO_4 spin SPD, with X_j of 23 and 35 nm, for 850

and 875°C RTAs. The X_j data from [5.16] are included for comparison.

Fig. 5-3 XRD of HfLaO after 600^{o}C and 900^{o}C 30 sec RTA. Amorphous structure w/o

crystallization is still preserved and important for BTI.

(a)

(b)

Fig. 5-4 (a) *J-V* of *n+/p* junction with NiAl Schottky contact. Although *Rs*<10 Ω/sq, the leakage and *n* are poor. (b) *J-V* of *n*$^+$*/p* junctions made by H$_3$PO$_4$ spin SPD at 850 and 875°C RTA. The leakage and *n* are similar to those for the *As*$^+$ implant and 1000°C RTA case.

Fig. 5-5   *C-V* of HfLaO *n*-MOS with Ir/TaN/Hf and TaN gates after 875 and 900°C RTAs.

Data from a quantum-mechanical C-V simulation are included.

Fig. 5-6   *J-V* of HfLaO *n*-MOS with Ir/TaN/Hf and TaN gates, after 875 and 900°C RTAs.

Fig. 5-7 *V_fb-EOT* for TaN and Hf gates. Effective work-functions are 4.3 and 4.1 eV.

Fig. 5-8   The I_d-V_d characteristics of the Hf/HfLaO n-MOSFETs.

Fig. 5-9   The I_d-V_g characteristics of the Hf/HfLaO n-MOSFETs.

Fig. 5-10 The electron mobility vs. effective electric field for the Hf/HfLaO and

HfSi$_x$/HfLaON n-MOSFETs.

Chapter 6

Summary and Conclusions

In this dissertation, two novel dual metal gate process technologies including fully silicided (FUSI) gates and low-temperaure-processed pure metal gate were investigated. At first, scaling the effective oxide thickness (EOT) from 1.6 nm to 1.2nm using HfSi$_x$ gates was studied. We have found good performance in terms of threshold voltage (V_t) and mobility for Hf$_{0.7}$La$_{0.3}$ON n-MOSFETs at 1.2 nm EOT using a low work-function and high-temperature-stable HfSi$_x$ gate. The self-aligned and gate-first HfSi$_x$/HfLaON n-MOSFETs have the advantages of simple high temperature FUSI processing and compatibility with current very large scale integration (VLSI) lines.

In the following study, similar FUSI process using IrSi$_x$ gates was also investigated. Good device integrity of Ir$_3$Si/HfLaON p-MOSFETs is shown by the very low leakage current, good hole mobility and 1000^{o}C thermal stability. However, poor flat band voltage (V_{fb}) and high V$_t$ is observed at 1.2 nm EOT. As a result, we aimed to develop a new process technology to solve this problem.

In order to study the origin of V_{fb} roll-off phenomenon, we compared the V_{fb} of IrSi$_x$ gates under different EOT. Finally, we develop a new process technology of high work-function Ir/HfLaO p-MOSFETs using low-temperature-processed shallow junction. The

merits of self-aligned Ir/HfLaO p-MOSFETs are the proper $\phi_{m\text{-eff}}$ of 5.3 eV, low V_t of +0.05 V, high hole mobility of 90 cm^2/V-s at -0.3 MV/cm, and small BTI of 20 mV (85^{o}C, 10 MV/cm & 1 hr). These results are comparable with or better than the previous reported data for metal-gate/high-κ p-MOSFETs, with small 1.2 nm EOT, similar simple self-aligned and gate-first process for VLSI IC fabrication.

Finally, we also tried to decrease the process temperature of n-MOSFET by Hf/HfLaO using solid phase diffusion (SPD). Two different SPD shallow junctions were studied. We have found good performance in terms of V_t and mobility for HfLaO n-MOSFETs at 1.2 nm EOT using a low work-function Hf gate. The self-aligned and gate-first Hf/HfLaO n-MOSFETs have the advantages of <900^{o}C low processing temperature and good device performance for VLSI fabrication.

In conclusion, metal silicide FUSI processes have the advantage of proper $\phi_{m,eff}$, high temperature stable. However, as the continuous scaling of oxide thickness, the thermal budge of 1000^{o}C dopant activation process has become more critical. In our study, the V_{fb} roll-off and unwanted high V_t can be solved by low temperature process technology. As a result, it is necessary to further decrease the process temperature for both n- and p-MOSFETs in our future study.

References

Chapter 1 Introduction

[1.1]   J. K. Schaeffer, C. Capasso, L. R. C. Fonseca, S. Samavedam, D. C. Gilmer, Y. Liang, S. Kalpat, B. Adetutu, H.-H. Tseng, Y. Shiho, A. Demkov, R. Hegde, W. J. Taylor, R. Gregory, J. Jiang, E. Luckowski, M. V. Raymond, K. Moore, D. Triyoso, D. Roan, B. E. White Jr, and P. J. Tobin, "Challenges for the integration of metal gate electrodes," in *IEDM Tech. Dig.*, pp. 287-290, 2004.

[1.2]   W. P. Maszara, Z. Krivokapic, P. King, J. S. GooIlgweon, and M. R. Lin, "Transistors with dual work function metal gate by single full silicidation (FUSI) of polysilicon gates," in *IEDM Tech. Dig.*, pp.367–370, 2002.

[1.3]   H.-H. Tseng, C. C. Capasso, J. K. Schaeffer, E. A. Hebert, P. J. Tobin, D. C. Gilmer, D. Triyoso, M. E. Ramón, S. Kalpat, E. Luckowski, W. J. Taylor, Y. Jeon, O. Adetutu, R. I. Hegde, R. Noble, M. Jahanbani, C. El Chemali, and B. E. White, "Improved short channel device characteristics with stress relieved pre-oxide (SRPO) and a novel tantalum carbon alloy metal gate/HfO$_2$ stack," in *IEDM Tech. Dig.*, pp. 821-824, 2004.

[1.4]   H. -J. Cho, C. S. Kang, K. Onishi, S. Gopalan, R. Nieh, R. Choi, E. Dharmarajan and J.C. Lee, " Novel nitrogen profile engineering for improved TaN/HfO$_2$ Si MOSFET performance," in *IEDM Tech. Dig.*, pp. 30.2.1-30.2.4, 2001.

[1.5]   Y. T. Hou, M. F. Li, T. Low, and D. L. Kwong, " Impact of metal gate work function on gate leakage of MOSFETs," in *DRC Symp.*, pp. 154-155, 2003.

[1.6]   Dae-Gyu Park, Kwan-Yong Lim, Heung-Jae Cho, Tae-Ho Cha, Joong-Jung Kim, Jung-Kyu Ko, Ins-Seok Yeo and Jin Won Park, " Novel damage-free direct metal gate process using atomic layer deposition," in *Symp. VLSI Tech. Dig*, pp. 65-66, 2001.

[1.7]   C. Cabral Jr. , J. Kedzierski, B. Linder, S. Zafar, V. Narayanan, S. Fang, A. Steegen, P.

Kozlowski, R. Carruthers, and R. Jammy,**"** Dual workfunction fully silicided metal gates," in *Symp. VLSI Tech. Dig*, pp. 184-185, 2004.

[1.8] S. B. Samavedam, L. B. La, J. Smith, S. Dakshina-Murthy, E. Luckowski, J. Schaeffer, M. Zavala, R. Martin, V. Dhandapani, D. Triyoso, H. H. Tseng, P. J. Tobin, D. C. Gilmer, C. Hobbs, W. J. Taylor, J. M. Grant, R. I. Hegde, J. Mogab, C. Thomas, P. Abramowitz, M. Moosa, J. Conner, J. Jiang, V. Arunachalarn, M. Sadd, B.-Y. Nguyen, and B. White," Dual-metal gate CMOS with HfO_2 gate dielectric," in *IEDM Tech. Dig.*, pp. 433-436, 2002.

[1.9] D. S. Yu, A. Chin, C. C. Laio, C. F. Lee, C. F. Cheng, W. J. Chen, C. Zhu, M.-F. Li, S. P. McAlister, and D. L. Kwong, "3D GOI CMOSFETs with novel IrO_2 (Hf) dual gates and high-κ dielectric on 1P6M-0.18 μm-CMOS," in *IEDM Tech. Dig.*, pp. 181-184, 2004.

[1.10] D. S. Yu , A. Chin, C. C. Liao, C. F. Lee, C. F. Cheng, M. F. Li, Won Jong Yoo, and S. P. McAlister, "3D Metal-Gate/High-κ/GOI CMOSFETs on 1-Poly-6-Metal 0.18-μm Si Devices," IEEE Electron Device Lett. 26, pp. 118-120, Feb. 2005.

[1.11] X. P. Wang, C. Shen, Ming-Fu Li, H.Y. Yu, Yiyang Sun, Y. P. Feng, Andy Lim, Hwang Wan Sik, Albert Chin, Y. C. Yeo, Patrick Lo, and D.L. Kwong," Dual Metal Gates with Band-Edge Work Functions on Novel HfLaO High- Gate Dielectric," in *Symp. VLSI Tech. Dig*, pp. 12-13, 2006.

[1.12] J. H. Lee, H. Zhong, Y.-S. Suh, G. Heuss, J. Gurganus, B. Chen, and V. Misra," Tunable work function dual metal gate technology for bulk and nonbulk CMOS," in *IEDM Tech. Dig.*, pp. 359-362, 2002.

[1.13] H. Y. Yu, M. F. Li, and D.L. Kwong," Thermally Robust HfN Metal as a Promising Gate Electrode for Advanced MOS Device Application," IEEE Trans. Electron Devices, vol. 51, Apr., 2004.

[1.14] H. B. Michaelson, "The Work Function of the Elements and its Periodicity," *J. Appl.*

Phys., 48, pp.4729-4733, 1977.

[1.15] B. Y. Tsui, C. F. Huang, "Wide Range Work Function Modulation of Binary Alloys for MOSFET Application," IEEE Electron Device Lett., vol. 24, no. 3, pp.153-155, March, 2003.

[1.16] V. Misra, H. Zhong and H. Lazar, "Electrical properties of Ru-based Alloy Gate Electrodes for Dual Metal Gate Si-CMOS," IEEE Electron Device Lett., vol. 23, no.6, pp.354-356, June, 2002.

[1.17] T. L. Li, C. H. Hu, W. L. Ho, H. C. H. Wang, C. Y. Chang, "Continuous and Precise Work Function Adjustment for Integratable Dual Metal Gate CMOS Technology Using Hf-Mo Binary Alloys," IEEE Trans. Electron Device, vol. ED-52, no. 6, pp.1172-1179, 2005.

[1.18] D. S. Yu, C. F. Cheng, Albert Chin, C. Zhu, M.-F. Li, and Dim-Lee Kwong, "High Performance fully silicided NiSi:Hf gate on LaAlO$_3$/GOI n-MOSFET with Little Fermi-level Pinning," *Int'l Solid-State Devices& Materials Conf. (SSDM),* Sept. 15-17, Tokyo, Japan.

[1.19] M. Koyama, K. Suguro, M. Yoshiki, Y. Kamimuta, M. Koike, M. Ohse, C. Hongo and A. Nishiyama, "Thermally stable ultra-thin nitrogen incorporated ZrO$_2$ gate dielectric prepared by low temperature oxidation of ZrN," in *IEDM Tech. Dig.*, pp. 20.3.1-20.3.4, 2001.

[1.20] E. P. Gusev, D. A. Buchanan, E. Cartier, A. Kumar, D. DiMaria, S. Guha, A. Callegari, S. Zafar, P. C. Jamison, D. A. Neumayer, M. Copel, M. A. Gribelyuk, H. Okorn-Schmidt, C. D Emic, P. Kozlowski, K. Chan, N. Bojarczuk, L. -A. Ragnarsson and Rons, "Ultrathin high- gate stacks for advanced CMOS devices," in *IEDM Tech. Dig.*, pp. 20.1.1-20.1.4, 2001.

[1.21] W. Zhu, T. P. Ma, T. Tamagawa, Y. Di, J. Kim, R. Carruthers, M. Gibson and T. Furukawa, "HfO$_2$ and HfAlO for CMOS: thermal stability and current transport," in

IEDM Tech. Dig., pp. 20.4.1-20.4.4, 2001.

[1.22] L. Kang, K. Onishi, Y. Jeon, Byoung Hun Lee, C. Kang, Wen-Jie Qi, R. Nieh, S. Gopalan, R Choi and J. C. Lee, " MOSFET devices with polysilicon on single-layer HfO_2 high-   dielectrics," in *IEDM Tech. Dig.*, pp. 35-38, 2000.

[1.23] Rino Choi, Chang Seok Kang, Byoung Hun Lee, K. Onishi, R. Nieh, S. Gopalan, E. Dharmarajan and J. C. Lee, "High-quality ultra-thin HfO_2 gate dielectric MOSFETs with TaN electrode and nitridation surface preparation," in *IEDM Tech. Dig.*, pp. 15-16, 2001.

[1.24] Z. J. Luo, T. P. Ma, E. Cartier, M. Copel, T. Tamagawa and B. Halpern, "Ultra-thin ZrO_2 (or silicate) with high thermal stability for CMOS gate applications," in *Symp. VLSI Tech. Dig*, pp. 135-136, 2001.

[1.25] International Technology Roadmap for Semiconductor, 2006.

[1.26] B. Cheng, M. Cao, R. Rao, A. Inani, P. V. Voorde, W. M. Greene, J. M. C. Stork, Z. Yu, P. M. Zeitzoff, and J. C. S.Woo, "The impact of high-   gate dielectrics and metal gate electrodes on sub-100 nm MOSFETs," IEEE Trans. Electron Devices, vol. 46, pp. 1537–1544, July 1999.

[1.27] E. Josse and T. Skotnicki, "Polysilicon gate with depletion or metallic gate with buried channel: What evil worse," in *IEDM Tech. Dig.*, pp. 661–664, 1999.

Chapter 2 HfLaON *n*-MOSFETs Using Low Work Function HfSi*x* Gate

[2.1] H.-H. Tseng, C. C. Capasso, J. K. Schaeffer, E. A. Hebert, P. J. Tobin, D. C. Gilmer, D. Triyoso, M. E. Ramón, S. Kalpat, E. Luckowski, W. J. Taylor, Y. Jeon, O. Adetutu, R. I. Hegde, R. Noble, M. Jahanbani, C. El Chemali, and B. E. White, "Improved short channel device characteristics with stress relieved pre-oxide (SRPO) and a novel tantalum carbon alloy metal gate/HfO2 stack," in *IEDM Tech. Dig.*, pp. 821-824, 2004.

[2.2]   B. Tavel, T. Skotnicki, G. Pares, N. Carrière, M. Rivoire, F. Leverd, C. Julien, J. Torres, and R. Pantel, "Totally silicided (CoSi2) polysilicon: a novel approach to very low-resistive gate (~2Ω/□) without metal CMP nor etching," *in IEDM Tech. Dig.,* pp. 815-828, 2001.

[2.3]   W. P. Maszara, Z. Krivokapic, P. King, J. S. GooIlgweon, and M. R. Lin, "Transistors with dual work function metal gate by single full silicidation (FUSI) of polysilicon gates," in *IEDM Tech. Dig.*, pp.367-370, 2002.

[2.4]   C. H. Huang, D. S. Yu, A. Chin, W. J. Chen, C. X. Zhu, M. -F. Li, B. J. Cho, and D. L. Kwong, "Fully Silicided NiSi and germanided NiGe dual gates on SiO_2/Si and Al_2O_3/Ge-On-Insulator MOSFETs," in *IEDM Tech. Dig.*, pp. 319-322, 2003.

[2.5]   C. Y. Lin, D. S. Yu, A. Chin, C. Zhu, M. F. Li, and D. L. Kwong, "Fully silicided NiSi gate on La_2O_3 MOSFETs," IEEE Electron Device Lett. 24, pp. 348-350, May 2003.

[2.6]   C. S. Park, B. J. Cho, and D. L. Kwong, "Thermally stable fully silicided Hf-Silicide metal-gate electrode," IEEE Electron Device Lett. 25, pp. 372-374, June 2004.

[2.7]   A. Veloso, K. G. Anil, L. Witters, S. Brus, S. Kubicek, J.-F. de Marneffe, B. Sijmus, K. Devriendt, A. Lauwers, T. Kauerauf, M. Jurczak, and S. Biesemans, "Work function engineering by FUSI and its impact on the performance and reliability of oxynitride and Hf-silicate based MOSFETs," in *IEDM Tech. Dig.*, pp. 855-858, 2004.

[2.8]   M. Koyama, Y. Kamimuta, T. Ino, A. Kaneko, S. Inumiya, K. Eguchi, M. Takayanagi,

and A. Nishiyama, "Careful examination on the asymmetric V_{fb} shift problem for Poly-Si/HfSiON gate stack and its solution by the Hf concentration control in the dielectric near the Poly-Si interface with small EOT expense," in *IEDM Tech. Dig.*, pp. 499-502, 2004.

[2.9] K. Takahashi, K. Manabe, T. Ikarashi, N. Ikarashi, T. Hase, T. Yoshihara, H. Watanabe, T. Tatsumi, and Y. Mochizuki, "Dual workfunction Ni-silicide/HfSiON gate stacks by phase-controlled full-silicidation (PC-FUSI) technique for 45nm-node LSTP and LOP devices," in *IEDM Tech. Dig.*, pp. 91-94, 2004.

[2.10] X. Yu, C. Zu, X. P. Wang, M. -F. Li, A. Chin, A. Y. Du, W. D. Wang, and D. L. Kwong, "High mobility and excellent electrical stability of MOSFETs using a novel HfTaO gate dielectric," in *Symp. VLSI Tech. Dig*, pp. 110-111, 2004.

[2.11] D. S. Yu, A. Chin, C. H. Wu, M.-F. Li, C. Zhu, S. J. Wang, W. J. Yoo, B. F. Hung and S. P. McAlister, "Lanthanide and Ir-based dual metal-gate/HfAlON CMOS with large work-function difference," in *IEDM Tech. Dig.*, pp. 649-652, 2005.

[2.12] T. Hoffmann, A. Veloso, A. Lauwers, H. Yu, H. Tigelaar, M. Van Dal, T. Chiarella, C. Kerner, T. Kauerauf, A. Shickova, R. Mitsuhashi, I. Satoru, M. Niwa, A. Rothschild, B. Froment, J. Ramos, A. Nackaerts, M. Rosmeulen, S. Brus, C. Vrancken, P. P. Absil, M. Jurczak, S. Biesemans, J. A. Kittl, "Ni-based FUSI gates: CMOS integration for 45nm node and beyond," in *IEDM Tech. Dig.*, pp. 269-272, 2006.

[2.13] P. F. Hsu, Y. T. Hou, F. Y. Yen, V. S. Chang, P. S. Lim, C. L. Hung, L. G. Yao, J. C. Jiang, H. J. Lin, J. M. Chiou, K. M. Yin, J. J. Lee, R. L. Hwang, Y. Jin, S. M. Chang, H. J. Tao, S. C. Chen, M. S. Liang, and T. P. Ma, "Advanced dual metal gate MOSFETs with high-*k* dielectric for CMOS application," in *Symp. VLSI Tech. Dig.*, pp. 11-12, 2006.

[2.14] C. H. Wu, B. F. Hung, Albert Chin, S. J. Wang, F. Y. Yen, Y. T. Hou, Y. Jin, H. J. Tao, S. C. Chen, and M. S. Liang, "HfSiON n-MOSFETs using low work function HfSi$_x$ gate," IEEE Electron Device Lett. vol. 27, pp. 762-764, Sept. 2006.

[2.15] C. H. Wu, B. F. Hung, Albert Chin, S. J. Wang, W. J. Chen, X. P. Wang, M.-F. Li, C. Zhu, Y. Jin, H. J. Tao, S. C. Chen, and M. S. Liang, "High temperature stable [Ir$_3$Si-TaN]/HfLaON CMOS with large work-function difference," in *IEDM Tech. Dig.*, pp. 617-620, 2006.

Chapter 3 HfLaON *p*-MOSFETs Using High Work Function Ir$_3$Si Gate

[3.1] H.-H. Tseng, C. C. Capasso, J. K. Schaeffer, E. A. Hebert, P. J. Tobin, D. C. Gilmer, D. Triyoso, M. E. Ramón, S. Kalpat, E. Luckowski, W. J. Taylor, Y. Jeon, O. Adetutu, R. I. Hegde, R. Noble, M. Jahanbani, C. El Chemali, and B. E. White, "Improved short channel device characteristics with stress relieved pre-oxide (SRPO) and a novel tantalum carbon alloy metal gate/HfO$_2$ stack," in *IEDM Tech. Dig.*, pp. 821-824, 2004.

[3.2] X. Yu, M. Yu and C. Zhu, "Advanced HfTaON/SiO2 gate stack with high mobility and

low leakage current for low –standby-power application," IEEE Electron Device Lett. Vol. 27, no. 6, pp. 498-501, 2006.

[3.3]   S. C. Song, Z. Zhang, C. Huffman, J. H. Sim, S. H. Bae, P. D. Kirsch, P. Majhi, R. Choi, N. Moumen, and B. H. Lee, "Highly manufacturable advanced gate-stack technology for sub-45-nm self-aligned gate-first CMOSFETs," IEEE Trans. Electron Devices, vol. 53, no. 5,pp. 979-989, 2006.

[3.4]   T. Nabatame, M. Kadoshima, K. Iwamoto, N. Mise, S. Migita, M. Ohno, H. Ota, N. Yasuda, A. Ogawa, K. Tominaga, H. Satake, and A. Toriumi, "Partial silicides technology for tunable work function electrodes on high-   gate dielectrics- fermi level pinning controlled PtSi$_x$ for HfO$_x$(N) pMOSFET," in IEDM Tech. Dig., pp.83-86, 2004.

[3.5]   K. Takahashi, K. Manabe, T. Ikarashi, N. Ikarashi, T. Hase, T. Yoshihara, H. Watanabe, T. Tatsumi, and Y. Mochizuki, "Dual workfunction Ni-silicide/HfSiON gate stacks by phase-controlled full-silicidation (PC-FUSI) technique for 45nm-node LSTP and LOP devices," in IEDM Tech. Dig., pp. 91-94, 2004.

[3.6]   P. F. Hsu, Y. T. Hou, F. Y. Yen, V. S. Chang, P. S. Lim, C. L. Hung, L.G. Yao, J. C. Jiang, H. J. Lin, J. M. Chiou, K. M. Yin, J. J. Lee, R. L. Hwang, Y. Jin, S. M. Chang, H. J. Tao, S. C. Chen, M. S. Liang, and T. P. Ma, "Advanced dual metal gate MOSFETs with high-   dielectric for CMOS application," in Symp. VLSI Tech. Dig, pp. 14-15,

2006.

[3.7]   H. Y. Yu, R. Singanamalla, K. Opsomer, E. Augendre, E. Simoen, J.A. Kittl, S.
        Kubicek, S. Severi, X.P. Shi, S. Brus, C. Zhao, J.F. de Marneffe, S. Locorotondo, D.
        Shamiryan, M. Van Dal, A. Veloso, A. Lauwers, M.Niwa, K. Maex, K. D. Meyer, P.
        Absi, M. Jurczak, and S. Biesemans, "Demonstration of Ni Fully GermanoSilicide as a
        pFET Gate Electrode Candidate on HfSiON," in *IEDM Tech. Dig.*, pp.653-656, 2005.

[3.8]   D. S. Yu, Albert Chin, C. H. Wu, M.-F. Li, C. Zhu, S. J. Wang, W. J. Yoo, B. F. Hung
        and S. P. McAlister, "Lanthanide and Ir-based dual metal-gate/HfAlON CMOS with
        large work-function difference," in *IEDM Tech. Dig.*, pp. 649-652, 2005.

[3.9]   C. H. Wu, D. S. Yu, Albert Chin, S. J. Wang, M.-F. Li, C. Zhu, B. F. Hung, and S. P.
        McAlister, "High work function Ir_xSi gates on HfAlON p-MOSFETs," IEEE Electron
        Device Lett. 27, no. 2, pp. 90-92, Feb. 2006.

[3.10] C. H. Wu, B. F. Hung, Albert Chin, S. J. Wang, F. Y. Yen, Y. T. Hou, Y. Jin, H. J. Tao, S.
        C. Chen, and M. S. Liang, "HfAlON n-MOSFETs Incorporating Low Work Function
        Gate Using Ytterbium-Silicide," in IEEE Electron Device Lett. vol. 27, no. 6, pp.
        454-456, June 2006.

[3.11] X. P. Wang, C. Shen, M.-F. Li, H. Y. Yu, Y. Sun, Y. P. Feng, A. Lim, H. W. Sik, A. Chin,
        Y. C. Yeo, P. Lo, and D. L. Kwong, "Dual metal gates with band-edge work functions
        on novel HfLaO high-κ gate dielectric," in *Symp. VLSI Tech. Dig.*, pp. 12-13, 2006.

[3.12] S. Bhan and K. Schubert, "Constitution of the systems cobalt-germanium, rhodium-silicon, and some related alloys," *International Journal for Materials Research (Zeitschrift fuer Metallkunde)*, vol. 51, pp. 327-339, 1960.

Chapter 4 High Work-Function Ir/HfLaO *p*-MOSFETs Using Low-Temperature-Processed Shallow Junction

[4.1] H.-H. Tseng, C. C. Capasso, J. K. Schaeffer, E. A. Hebert, P. J. Tobin, D. C. Gilmer, D. Triyoso, M. E. Ramón, S. Kalpat, E. Luckowski, W. J. Taylor, Y. Jeon, O. Adetutu, R. I. Hegde, R. Noble, M. Jahanbani, C. El Chemali, and B. E. White, "Improved short channel device characteristics with stress relieved pre-oxide (SRPO) and a novel tantalum carbon alloy metal gate/HfO$_2$ stack," in *IEDM Tech. Dig.*, pp. 821-824, 2004.

[4.2] J. K. Schaeffer, C. Capasso, L. R. C. Fonseca, S. Samavedam, D. C. Gilmer, Y. Liang, S. Kalpat, B. Adetutu, H.-H. Tseng, Y. Shiho, A. Demkov, R. Hegde, W. J. Taylor, R. Gregory, J. Jiang, E. Luckowski, M. V. Raymond, K. Moore, D. Triyoso, D. Roan, B. E. White Jr, and P. J. Tobin, "Challenges for the integration of metal gate electrodes," in *IEDM Tech. Dig.*, pp. 287-290, 2004.

[4.3] B. Tavel, T. Skotnicki, G. Pares, N. Carrière, M. Rivoire, F. Leverd, C. Julien, J. Torres, and R. Pantel, "Totally silicided (CoSi$_2$) polysilicon: a novel approach to very low-resistive gate (~2Ω/□) without metal CMP nor etching," *in IEDM Tech. Dig.*, pp. 815-828, 2001.

[4.4]   W. P. Maszara, Z. Krivokapic, P. King, J. S. GooIlgweon, and M. R. Lin, "Transistors with dual work function metal gate by single full silicidation (FUSI) of polysilicon gates," in *IEDM Tech. Dig.*, pp.367–370, 2002.

[4.5]   T. Nabatame, M. Kadoshima, K. Iwamoto, N. Mise, S. Migita, M. Ohno, H. Ota, N. Yasuda, A. Ogawa, K. Tominaga, H. Satake, and A. Toriumi, "Partial silicides technology for tunable work function electrodes on high-k gate dielectrics- fermi level pinning controlled $PtSi_x$ for $HfO_x(N)$ pMOSFET," in *IEDM Tech. Dig.*, pp.83-86, 2004.

[4.6]   K. Takahashi, K. Manabe, T. Ikarashi, N. Ikarashi, T. Hase, T. Yoshihara, H. Watanabe, T. Tatsumi, and Y. Mochizuki, "Dual workfunction Ni-silicide/HfSiON gate stacks by phase-controlled full-silicidation (PC-FUSI) technique for 45nm-node LSTP and LOP devices," in *IEDM Tech. Dig.*, pp. 91-94, 2004.

[4.7]   M. Koyama, Y. Kamimuta, T. Ino, A. Kaneko, S. Inumiya, K. Eguchi, M. Takayanagi, and A. Nishiyama, "Careful examination on the asymmetric Vfb shift problem for Poly-Si/HfSiON gate stack and its solution by the Hf concentration control in the dielectric near the Poly-Si interface with small EOT expense," in *IEDM Tech. Dig.*, pp. 499-502, 2004.

[4.8]   Y. T. Hou, F.Y. Yen, P. F. Hsu, V. S. Chang, P. S. Lim, C. L. Hung, L. G. Yao, J. C. Jiang, H. J. Lin, Y. Jin, S. M. Jang, H. J. Tao, S. C. Chen and M. S. Liang, "High

performance tantalum carbide metal gate stacks for nMOSFET Application," in *IEDM Tech. Dig.*, pp. 35-39, 2005.

[4.9] H. Y. Yu, R. Singanamalla, K. Opsomer, E. Augendre, E. Simoen, J. A. Kittl, S. Kubicek, S. Severi, X. P. Shi, S. Brus, C. Zhao, J. F. de Marneffe, S. Locorotondo, D. Shamiryan, M. Van Dal, A. Veloso, A. Lauwers, M. Niwa, K. Maex, K. D. Meyer, P. Absil, M. Jurczak, S. Biesemans, "Demonstration of Ni fully germanosilicide as a pFET gate electrode candidate on HfSiON," in *IEDM Tech. Dig.*, pp. 653-656, 2005.

[4.10] P. F. Hsu, Y. T. Hou, F. Y. Yen, V. S. Chang, P. S. Lim, C. L. Hung, L. G. Yao, J. C. Jiang, H. J. Lin, J. M. Chiou, K. M. Yin, J. J. Lee, R. L. Hwang, Y. Jin, S. M. Chang, H. J. Tao, S. C. Chen, M. S. Liang, and T. P. Ma, "Advanced dual metal gate MOSFETs with high-k dielectric for CMOS application," in *Symp. VLSI Tech. Dig*, pp. 14-15, 2006.

[4.11] T. Hoffmann, A. Veloso, A. Lauwers, H. Yu, H. Tigelaar, M. Van Dal, T. Chiarella, C. Kerner, T. Kauerauf, A. Shickova, R. Mitsuhashi, I. Satoru, M. Niwa, A. Rothschild, B. Froment, J. Ramos, A. Nackaerts, M. Rosmeulen,   S. Brus, C. Vrancken, P. P. Absil, M. Jurczak, S. Biesemans, J. A. Kittl, "Ni-based FUSI gates: CMOS Integration for 45nm node and beyond," in *IEDM Tech. Dig.*, pp. 269-272, 2006.

[4.12] Y. H. Wu, M. Y. Yang, A. Chin, and W. J. Chen, "Electrical characteristics of high quality La$_2$O$_3$ dielectric with equivalent oxide thickness of 5Å," IEEE Electron Device

Lett., vol. 21, pp. 341-343, July 2000.

[4.13] D. S. Yu, A. Chin, C. H. Wu, M.-F. Li, C. Zhu, S. J. Wang, W. J. Yoo, B. F. Hung and S. P. McAlister, "Lanthanide and Ir-based dual metal-gate/HfAlON CMOS with large work-function difference," in *IEDM Tech. Dig.*, pp. 649-652, 2005.

[4.14] X. P. Wang, C. Shen, M. –F. Li, H. Y. Yu, Y. Sun, Y. P. Feng, A. Lim, H. W. Sik, A. Chin, Y. C. Yeo, P. Lo and D. L. Kwong, "Dual metal gates with band-edge work functions on novel HfLaO high-*k* gate dielectric", in *Symp. VLSI Tech. Dig*, pp. 9-10, 2006.

[4.15] C. H. Wu, B. F. Hung, Albert Chin, S. J. Wang, W. J. Chen, X. P. Wang, M. –F. Li, C. Zhu, Y. Jin, H. J. Tao, S. C. Chen, and M. S. Liang, "High Temperature Stable [Ir$_3$Si-TaN]/HfLaON CMOS with Large Work-Function Difference," in *IEDM Tech. Dig.*, pp. 617-620, 2006.

[4.16] C. H. Wu, D. S. Yu, A. Chin, S. J. Wang, M.-F. Li, C. Zhu, B. F. Hung, and S. P. McAlister, "High Work Function Ir$_x$Si Gates on HfAlON p-MOSFETs," IEEE Electron Device Lett. 27, no. 2, pp. 90-92, Feb. 2006.

[4.17] B. F. Hung, C. H. Wu, A. Chin, S. J. Wang, F. Y. Yen, Y. T. Hou, Y. Jin, H. J. Tao, S. C. Chen, and M. S. Liang, "High-Temperature Stable Ir$_x$Si Gates With High Work Function on HfSiON p-MOSFETs," IEEE Trans. Electron Devices, vol. 54, no. 2, pp. 257-261, Feb. 2007.

[4.18] K. Akiyama, W. Wang, W. Mizubayashi, M. Ikeda, H. Ota, T. Nabatame and A. Toriumi, "V_{FB} roll-off in HfO_2 gate stack after high temperature annealing Process - a crucial role of out-diffused oxygen from HfO_2 to Si -," in *Symp. VLSI Tech. Dig*, pp. 72-73, 2007.

[4.19] P. Sivasubramani, T. S. Böscke, J. Huang, C. D.Young, P. D. Kirsch, S. A. Krishnan, M. A. Quevedo-Lopez, S. Govindarajan, B. S. Ju, H. R. Harris, D. J. Lichtenwalner, J. S. Jur, 1A. I. Kingon, J. Kim, B. E. Gnade, R. M. Wallace, G. Bersuker, B. H. Lee and R. Jammy, "Dipole Moment Model Explaining nFET Vt Tuning Utilizing La, Sc, Er, and Sr Doped HfSiON Dielectrics," in *Symp. VLSI Tech. Dig*, pp. 68-69, 2007.

[4.20] Y. Q. Wang, P. K. Singh, W. J. Yoo, Y. C. Yeo, G. Samudra, Albert Chin, J. H. Chen, S. J. Wang, and D-L. Kwong, "Long retention and low voltage operation using $IrO_2/HfAlO/HfSiO/HfAlO$ gate stack for memory application," in *IEDM Tech. Dig.*, pp. 169-172, 2005.

[4.21] C. H. Lai, Albert Chin, K. C. Chiang, W. J. Yoo, C. F. Cheng, S. P. McAlister, C. C. Chi, and P. Wu, "Novel $SiO_2/AlN/HfAlO/IrO_2$ memory with fast erase, large V_{th} and good retention," in *Symp. VLSI Tech. Dig*, pp. 210-211, 2005.

[4.22] The International Technology Roadmap for Semiconductors: Semicond. Ind. Assoc., 2006, Front End Process Chapter, p. 15, www.itrs.net

[4.23] G. Groeseneken, H. E. Maes, N. Beltrán, and R. F. Keersmaecker, "A reliable approach

to charge-pumping measurements in MOS transistors," IEEE Trans. Electron Devices, vol. 31, pp. 42–53, Jan. 1984.

[4.24] R. Kasnavi, P. B. Griffin, and J. D. Plummer, "Ultra low energy arsenic implant limits on sheet resistance and junction depth," in *Symp. VLSI Tech. Dig*, pp. 112-113, 2000.

Chapter 5 Very Low V_t Hf/HfLaO n-MOSFETs Using Self-Aligned Low Temperature Shallow Junction

[5.1] J. K. Schaeffer, C. Capasso, L. R. C. Fonseca, S. Samavedam, D. C. Gilmer, Y. Liang, S. Kalpat, B. Adetutu, H.-H. Tseng, Y. Shiho, A. Demkov, R. Hegde, W. J. Taylor, R. Gregory, J. Jiang, E. Luckowski, M. V. Raymond, K. Moore, D. Triyoso, D. Roan, B. E. White Jr, and P. J. Tobin, "Challenges for the integration of metal gate electrodes," in *IEDM Tech. Dig.*, pp. 287-290, 2004.

[5.2] H.-H. Tseng, C. C. Capasso, J. K. Schaeffer, E. A. Hebert, P. J. Tobin, D. C. Gilmer, D. Triyoso, M. E. Ramón, S. Kalpat, E. Luckowski, W. J. Taylor, Y. Jeon, O. Adetutu, R. I. Hegde, R. Noble, M. Jahanbani, C. El Chemali, and B. E. White, "Improved short channel device characteristics with stress relieved pre-oxide (SRPO) and a novel tantalum carbon alloy metal gate/HfO₂ stack," in *IEDM Tech. Dig.*, pp. 821-824, 2004.

[5.3] B. Tavel, T. Skotnicki, G. Pares, N. Carrière, M. Rivoire, F. Leverd, C. Julien, J. Torres, and R. Pantel, "Totally silicided (CoSi₂) polysilicon: a novel approach to very

low-resistive gate (~2Ω/□) without metal CMP nor etching," *in IEDM Tech. Dig.*, pp. 815-828, 2001.

[5.4] W. P. Maszara, Z. Krivokapic, P. King, J. S. GooIlgweon, and M. R. Lin, "Transistors with dual work function metal gate by single full silicidation (FUSI) of polysilicon gates," in *IEDM Tech. Dig.*, pp.367–370, 2002.

[5.5] T. Nabatame, M. Kadoshima, K. Iwamoto, N. Mise, S. Migita, M. Ohno, H. Ota, N. Yasuda, A. Ogawa, K. Tominaga, H. Satake, and A. Toriumi, "Partial silicides technology for tunable work function electrodes on high-κ gate dielectrics- fermi level pinning controlled $PtSi_x$ for $HfO_x(N)$ pMOSFET," in *IEDM Tech. Dig.*, pp.83-86, 2004.

[5.6] C. S. Park, B. J. Cho, L. J. Tang, and D. L. Kwong, "Substituted aluminum metal gate on high-   dielectric for low work-function and Fermi-level pinning free," in *IEDM Tech. Dig.*, pp. 299 - 302, 2004.

[5.7] M. Koyama, Y. Kamimuta, T. Ino, A. Kaneko, S. Inumiya, K. Eguchi, M. Takayanagi, and A. Nishiyama, "Careful examination on the asymmetric V_{fb} shift problem for Poly-Si/HfSiON gate stack and its solution by the Hf concentration control in the dielectric near the Poly-Si interface with small EOT expense," in *IEDM Tech. Dig.*, pp. 499-502, 2004.

[5.8] K. Takahashi, K. Manabe, T. Ikarashi, N. Ikarashi, T. Hase, T. Yoshihara, H. Watanabe,

T. Tatsumi, and Y. Mochizuki, "Dual workfunction Ni-silicide/HfSiON gate stacks by phase-controlled full-silicidation (PC-FUSI) technique for 45nm-node LSTP and LOP devices," in *IEDM Tech. Dig.*, pp. 91-94, 2004.

[5.9] C. H. Huang, D. S. Yu, A. Chin, W. J. Chen, C. X. Zhu, M.-F. Li, B. J. Cho, and D. L. Kwong, "Fully Silicided NiSi and germanided NiGe dual gates on SiO_2/Si and Al_2O_3/Ge-On-Insulator MOSFETs," in *IEDM Tech. Dig.*, pp. 319-322, 2003.

[5.10] C. Y. Lin, D. S. Yu, A. Chin, C. Zhu, M. F. Li, and D. L. Kwong, "Fully silicided NiSi gate on La_2O_3 MOSFETs," IEEE Electron Device Lett. 24, pp. 348-350, May 2003.

[5.11] D. S. Yu, K. C. Chiang, C. F. Cheng, A. Chin, C. Zhu, M. F. Li, and D. L. Kwong, "Fully Silicided NiSi:Hf/LaAlO₃/Smart-Cut-Ge-On-Insulator n-MOSFETs with high electron mobility" IEEE Electron Device Lett. 25, pp. 559-561, Aug. 2004.

[5.12] C. F. Cheng, C. H. Wu, N. C. Su, S. J. Wang, S. P. McAlister and A. Chin, **"HfLaON n-MOSFETs Using a Low Work Function HfSi$_x$ Gate,"** IEEE Electron Device Lett. 28, pp. 1092-1094, Dec. 2007.

[5.13] A. Veloso, K. G. Anil, L. Witters, S. Brus, S. Kubicek, J.-F. de Marneffe, B. Sijmus, K. Devriendt, A. Lauwers, T. Kauerauf, M. Jurczak, and S. Biesemans, "Work function engineering by FUSI and its impact on the performance and reliability of oxynitride and Hf-silicate based MOSFETs," in *IEDM Tech. Dig.*, pp. 855-858, 2004.

[5.14] S. J. Rhee, C. S. Kang, C. H. Choi, C. Y. Kang, S. Krishnan, M. Zhang, M. S. Akbar, and J. C. Lee, "Improved electrical and material characteristics of hafnium titanate multi-metal oxide n-MOSFETs with ultra-thin EOT (~8Å) gate dielectric application," in *IEDM Tech. Dig.*, pp.837-840, 2004.

[5.15] R. T. P. Lee, T. Y. Liow, K. M. Tan, A. E. J. Lim, H. S. Wong, P. C. Lim, D. M. Y. Lai, G. Q. Lo, C. H. Tung, G. Samudra, D. Z. Chi, and Y. C, Yeo, "Novel nickel-alloy silicides for source/drain contact resistance reduction in n-channel multiple-gate transistors with sub-35nm gate length," in *IEDM Tech. Dig.*, pp. 851-854, 2006.

[5.16] R. Kasnavi, P. B. Griffin, and J. D. Plummer, "Ultra low energy arsenic implant limits on sheet resistance and junction depth," in in *Symp. VLSI Tech. Dig*, pp. 112-113, 2000.

[5.17] X. Yu, C. Zu, X. P. Wang, M. -F. Li, A. Chin, A. Y. Du, W. D. Wang, and D. L. Kwong, "High mobility and excellent electrical stability of MOSFETs using a novel HfTaO gate dielectric," in *Symp. VLSI Tech. Dig*, pp. 110-111, 2004.

[5.18] T. Hoffmann, A. Veloso, A. Lauwers, H. Yu, H. Tigelaar, M. Van Dal, T. Chiarella, C. Kerner, T. Kauerauf, A. Shickova, R. Mitsuhashi, I. Satoru, M. Niwa, A. Rothschild, B. Froment, J. Ramos, A. Nackaerts, M. Rosmeulen, S. Brus, C. Vrancken, P. P. Absil, M. Jurczak, S. Biesemans, and J. A. Kittl, "Ni-based FUSI gates: CMOS Integration for 45nm node and beyond," in *IEDM Tech. Dig.*, pp. 269-272, 2006.

Vita

姓名：鄭存甫

性別：男

出生年月日：民國 70 年 3 月 11 日

籍貫：台中市

住址：彰化市中央路 44 巷 12 弄 6 號

學歷：國立交通大學材料科學與工程學系

（88 年 9 月~92 年 7 月）

國立交通大學電子工程研究所碩士班

（92 年 9 月~93 年 7 月）

國立交通大學電子工程研究所博士班

（93 年 9 月入學）

論文題目：

低臨界電壓雙金屬閘極金氧半電晶體製作技術之研發

The Investigation of Low Threshold Voltage Dual Metal Gate MOSFET Technology

Publication Lists

(A) International Journal:

[1] **C. F. Cheng**, C. H. Wu, N. C. Su, S. J. Wang, S. P. McAlister and A. Chin, "High Work-Function Ir/HfLaO p-MOSFETs Using Low-Temperature- Processed Shallow Junction," IEEE Trans. Electron Devices, accepted to be published on March 2008.

[2] **C. F. Cheng**, C. H. Wu, N. C. Su, S. J. Wang, S. P. McAlister and A. Chin, **"**HfLaON n-MOSFETs Using a Low Work Function HfSi$_x$ Gate," IEEE Electron Device Lett. 28, pp. 1092-1094, Dec. 2007.

[3] D. S. Yu , C. C. Liao, **C. F. Cheng**, A. Chin, M. F. Li, and S. P. McAlister, "The Effect of IrO$_2$-IrO$_2$/Hf/LaAlO$_3$ Gate Dielectric on the Bias-Temperature Instability of 3D GOI CMOSFETs," IEEE Electron Device Lett. 26, no. 6, pp. 407-409, June 2005.

[4] D. S. Yu, A. Chin, C. C. Liao, C. F. Lee, **C. F. Cheng**, M. F. Li, W. J. Yoo, and S. P. McAlister, "3D Metal-Gate/High-κ/GOI CMOSFETs on 1-Poly-6-Metal 0.18-μm Si Devices," IEEE Electron Device Lett. 26, no. 2, pp. 118-120, Feb. 2005.

[5] D. S. Yu, C. C. Liao, C. F. Lee, **C. F. Cheng**, A. Chin, S. P. McAlister, C.C. Chen, "Reducing AC Power Consumption by Three-Dimensional Integration of Ge-On-Insulator CMOS on 1-Poly-6-Metal 0.18 μm Si MOSFETs," J. Electrochem. Soc., vol. 152, pp. G684-687, Aug. 2005.

[6] C. C. Liao, D. S. Yu, **C. F. Cheng**, K. C. Chiang, and A. Chin, "Bias-Temperature Instability on Fully-Silicided-Germanided Gates/high-κ Al$_2$O$_3$ CMOSFETs," J. Electrochem. Soc., vol. 152, pp. G452-455, Aug. 2005.

[7] D. S. Yu , K. C. Chiang, **C. F. Cheng**, A. Chin, C. Zhu, M. F. Li, and Dim-Lee Kwong, "Fully Silicided NiSi:Hf/LaAlO$_3$/Smart-Cut-Ge-On-Insulator n-MOSFETs With High Electron Mobility" IEEE Electron Device Lett. 25, no. 8, pp. 559-561, Aug. 2004.

[8]   C. C. Liao, **C. F. Cheng**, D. S. Yu and Albert Chin, "The copper contamination effect on Al_2O_3 gate dielectric on Si," J. Electrochem. Soc. 151, pp. G693-G696, Oct. 2004.

(B) Conferences & Proceeding

[1]   **C. F. Cheng**, C. H. Wu, N. C. Su, S. J. Wang, S. P. McAlister and A. Chin, "Very Low V_t [Ir-Hf]/HfLaO CMOS Using Novel Self-Aligned Low Temperature Shallow Junctions," in *IEDM Tech. Dig.*, pp. 333-336, 2007.

[2]   C. H. Lai, Albert Chin, K. C. Chiang, W. J. Yoo, **C. F. Cheng**, S. P. McAlister, C. C. Chi and P. Wu, "Novel SiO_2/AlN/HfAlO/IrO_2 Memory with Fast Erase, Large ΔV_{th} and Good Retention," in *Symp. VLSI Tech. Dig.*, pp. 210-211, 2005.

[3]   K. C. Chiang, Albert Chin, C. H. Lai, W. J. Chen, **C. F. Cheng**, B. F. Hung, and C. C. Liao, "Very High k and High Density TiTaO MIM Capacitors for Analog and RF applications," in *Symp. VLSI Tech. Dig*, pp. 62-63, 2005.

[4]   D. S. Yu, Albert Chin, C. C. Laio, C. F. Lee, **C. F. Cheng**, W. J. Chen, C. Zhu, M.-F. Li, S. P. McAlister, and D. L. Kwong, "3D GOI CMOSFETs with Novel IrO_2(Hf) Dual Gates and High-κ Dielectric on 1P6M-0.18μm-CMOS," in *IEDM Tech. Dig.*, pp. 181-184, 2004.

[5]   Albert Chin, D. S. Yu, C. C. Laio, **C. F. Cheng**, W. J. Chen, C. Zhu, M.-F. Li, Y. C. Yeo, W. J. Yoo, and D. L. Kwong, "New VLSI Architecture- High Mobility Metal-Gate/High-k GOI CMOSFETs and High RF Performance Passive Devices on Si," in *3^{rd} International Workshop on New Group IV Semiconductors*, Sendai, Japan, Oct. 12-13, 2004.

[6]   Albert Chin, C. H. Lai, B. F. Hung, **C. F. Cheng**, S. P. McAlister, C. X. Zhu, M.-F. Li and D. L. Kwong, "A Novel Program-Erasable High-k AlN Capacitor with Memory Function," in *IEEE 5^{th} Non-Volatile Memory Tech. Symp. Dig.*, pp. 18-23, Orlando, FL, USA, Nov. 15-17, 2004.

[7] C. H. Lai, D. S. Yu, **C. F. Cheng**, Albert Chin, S. P. McAlister, C. X. Zhu, M.-F. Li and D. L. Kwong, "A Novel Program-Erasable Capacitor Using High-k AlN Dielectric," in *IEEE 62th Device Research Conference (DRC)*, pp. 77-78, Notre Dame, IN, June 2004.

[8] D. S. Yu, **C. F. Cheng**, Albert Chin, C. Zhu, M.-F. Li, and Dim-Lee Kwong, "High Performance fully silicided NiSi:Hf gate on LaAlO$_3$/GOI n-MOSFET with Little Fermi-level Pinning," in *Int'l Solid-State Devices & Materials Conf. (SSDM)*, Sept. 15-17, Tokyo, Japan.