

應變矽奈米 CMOS 元件的熱載子 可靠性研究與分析

研究生：劉又仁

指導教授：莊紹勳博士

國立交通大學 電子工程學系 電子研究所

摘要

在最近這幾年，由於應變矽元件有較大的電子漂移率，所以被視為是高速和低功率邏輯 CMOS 有潛力的元件之一。為了能夠了解應變矽元件的優點和缺點，探討應變矽元件的可靠度分析是必須的。然而，現在並沒有太多的論文是專注於應變矽元件的可靠度分析，所以本論文的探討主要是著重在先進應變矽元件的可靠性分析。

為了研究應變矽元件的介面可靠性，我們將利用本研究群新近發展出的差頻電荷幫浦量測法，從實驗數據分析，我們首次發現了兩階的電荷幫浦電流特性，經由這種方法，我們可以分別探測到兩層的介面缺陷，包含氧化層/矽基板，與矽/矽化鍺這兩層介面。

在論文一開始，我們先討論應變矽元件的基本特性，並利用差頻電荷幫浦量測法對這個新世代元件，進行熱載子加壓之後的各種電性分析。從實驗的結果，我們發現應變矽元件有較大的熱載子衰退，並藉由和傳統的矽元件比較撞擊游離電流和等效漂移率，我們發現應變矽元件的熱載子衰退會因為元件本身較高的垂直增益和較窄的能隙而增大。因此，對於應變矽元件這種下個世代的邏輯元件，熱載子衰退的改善是非常重要的。

接著，藉由探討應變矽元件的熱載子衰退的溫度效應，我們發現雖然應變矽元件的熱載子退化在高溫時和常溫時一樣均是比普通的矽元件還大，但由於溫度對撞擊游離的影響是普通的矽元件比較大，因此應變矽的熱載子衰退在高溫時和普通的矽元件相比是較不敏感。此外，藉由熱載子加壓來探討鍺濃度和應變矽基板的深度對元件的可靠度影響，我們發現熱載子退化會隨著應變程度的增加而增加。在本論文的最後，我們利用橫向觀測方法來觀察應變矽元件的表面缺陷的分佈，其結果顯示，由於應變矽元件和傳統元件相比遭受較大的應變力，造成應變矽元件本身有較多的表面缺陷產生。藉由觀察應變矽元件的表面缺陷的分佈，可以幫助我們能夠更深入了解應變矽元件的可靠度。



Investigation of Hot Carrier Reliabilities in Strained-Silicon Nanoscale CMOS Devices

Student: You-Ren Liu

Advisor: Dr. Steve S. Chung

**Department of Electronics Engineering
& Institute of Electronics
National Chiao Tung University**



In more recent years, strained-Si device has been evolved as a potential candidate for high speed and low power logic CMOS technologies as a result of the mobility enhancement in devices. To explore the advantages or the shortcomings of the strained-Si devices, further understanding of the reliability is of critically important. However, little study has been paid on the reliability of these devices. Therefore, the objective of this work is focused on the reliability characterization of most advanced strained-silicon CMOS devices with sub-100um feature size.

In order to investigate the interfacial property of strained-silicon MOSFET's, an advanced charge-pumping measurement, Incremental Frequency Charge-Pumping (IFCP), is developed from our group. From the experimental data, we found a *two-level maximum*

charge-pumping current for the first time. From this two-level curve, we can separate the contribution of the generated interface traps coming from different layers underneath the gate, i.e., gate oxide/silicon and silicon/silicon germanium interfaces.

In the beginning, basic characteristics of the devices were discussed and by applying hot carrier stress, the electrical reliability of this new generation devices using IFCP method has been evaluated. From the results, we have been able to identify the enhanced hot carrier degradation in strained-Si device. According to impact ionization current and effective mobility, comparing to conventional bulk devices, we reported that the hot carrier degradation behavior was enhanced by the lateral field and band gap narrowing in strained-Si devices. Therefore, in strained-Si devices, hot carrier degradation is one of the major concerns for developing next generation logic devices.

Then, we followed by studying the temperature dependence hot carrier degradation. Although the degradation of strained-Si device is larger than that of bulk devices at the room temperature, we found that the temperature dependence hot carrier degradation for strained device is less sensitive to an increase of the temperature as a result of the influence of high temperature on the impact ionization is larger in bulk Si devices. Moreover, advanced analysis for different Ge contents and thickness of strained-Si layer is proposed. Based on the hot carrier stress, we found that the denser Ge content and deeper thickness strained Si layer induce much more degradations for the devices. Finally, we used the lateral profiling method to plot the distribution of interface traps in strained-Si devices and found a larger generated N_{it} since strained-Si device exhibits a much larger strain. The interface traps distribution provides us important information for the understanding of the device reliabilities of strained-Si devices.

誌謝

在兩年碩士研究生涯中，首先要向我的指導教授莊紹勳老師表達深摯的謝意。老師給予的課業上的指導與建議，讓我在學業與研究上獲益良多並學習到對事物應有的嚴謹態度。除此之外，他對於學生的默默關懷，我必須在此表達感謝之意。

感謝昌樺學長、信榮學長、子強學長與佑聰學長，在我在剛進研究所時，不斷的給予我學業和操作儀器上的教導與協助，使我能在研究上無後顧之憂並且很快上手。而在日常生活上，感謝那些和我一起嚐遍酸甜苦辣的同學，包括冠德、靖宏、益輝、書仁、晉輝、智維、小馬與晉豪，由於你們的相伴，原本枯燥的實驗也變的有趣，研究上的艱辛與痛苦在與你們聊天下得到紓解，希望未來的日子裡，大家除了可以共患難外亦可共享福。另外，對於汪老師研究群的學長：紹泓學長、旻政學長、David學長、志昌學長、亦懷有一份感恩的心，和你們在研究上的討論使我獲益良多，由於你們的傾囊相授，使我在研究上得以順利解決困難。另外，對於汪老師研究群的學弟妹們：達達、冠成、至宸與冠潔，與你們相處的時間並不多，也預祝你們在學業上一帆風順。總歸一句，感念所有的夥伴，因為你們的陪伴，使我兩年研究生生活豐富，即使艱辛，仍充滿歡笑。

另外，在此特別感謝聯華電子在測試元件與儀器上的協助，包括：蕭維滄博士、何昭煌博士、張子云博士的大力幫忙，本研究才得以順利完成。

最後要感謝是我的家人，你們是我精神上最大的支柱，由於你們默默的支持和關愛，我才能堅持下去。

謹將這份榮耀獻給培養我多年的父母親。

Contents

| | |
|---|-----------|
| Chinese Abstract | i |
| English Abstract | iii |
| Acknowledgements | v |
| Contents | vi |
| Figure Captions | viii |
| Chapter 1 Introduction | 1 |
| 1.1 The Motivation of This Work | 1 |
| 1.2 Organization of This Thesis | 2 |
| Chapter 2 Experimental Measurement Setup and Basic Theory | 3 |
| 2.1 Introduction | 3 |
| 2.2 Experimental Setup | 3 |
| 2.3 Charge Pumping Measurement | 5 |
| 2.3.1 Basic Experimental Setup | 5 |
| 2.3.2 Basic Theory | 5 |
| 2.3.3 Principle of the Low Leakage IFCP Method | 8 |
| 2.3.4 Extraction of the Effective Channel Length | 10 |
| 2.4 Gated Diode Measurement | 12 |
| 2.4.1 Basic Experimental Setup | 12 |
| 2.4.2 Basic Theory | 15 |
| 2.4.3 Principle of the Improved Gate-Diode Method | 17 |
| 2.5 Summary | 17 |
| Chapter 3 Analysis of HC Degradation in Strained-Silicon MOSFET's by Charge Pumping Method | 19 |
| 3.1 Introduction | 19 |
| 3.2 Device Technology | 20 |
| 3.2.1 Device Preparation | 20 |
| 3.2.2 Strained-Si Device Physics | 20 |
| 3.3 Results and Discussion | 24 |
| 3.3.1 Analysis with the Improved Charge Pumping Method | 24 |
| 3.3.2 Hot Carrier Degradation in Strained-Si Devices | 30 |
| 3.3.2.1 Analysis of HC Degradation with Impact Ionization Substrate Current | 30 |
| 3.3.2.2 Analysis of HC Degradation with | |

| | |
|---|-----------|
| Channel Carrier Mobility | 38 |
| 3.4 Summary | 44 |
| Chapter 4 Analysis of NBTI Degradation and Induced Traps Distribution in Strained-Silicon MOSFET's | 46 |
| 4.1 Introduction | 46 |
| 4.2 Analysis of Temperature Dependent HC Degradation | 46 |
| 4.3 Analysis with Ge Concentration and Thickness of Si Layer | 55 |
| 4.4 Analysis the Distribution of Interface Trap for Strained-Si Devices | 61 |
| 4.5 Summary | 64 |
| Chapter 5 Summary and Conclusion | 67 |
| References | 69 |



Figure Captions

- Fig. 2.1 The experimental setup and environment for basic I-V measurement of MOSFET's.
- Fig. 2.2 The experimental setup of charge pumping method.
- Fig. 2.3 The schematic of charge pumping (CP) for
(a) nMOSFET measurement.
(b) pMOSFET measurement.
Induced leakage current (I_G) occurs when $t_{ox} < 20\text{\AA}$.
- Fig. 2.4 Measurement of I_{CP} at two different frequencies. The low leakage IFCP method is achieved by subtracting their respective I_{CP} 's at two successive frequencies.
- Fig. 2.5 Illustration of ΔL_0 extraction from CP data.
(a) Parameter definition and extraction method.
(b) Interface traps distribution in short and long channel length devices.
- Fig. 2.6 Calculated (a) $\Delta L_0 \approx 0.03\mu\text{m}$ for nMOSFET, (b) $\Delta L_0 \approx 0.05\mu\text{m}$ for pMOSFET in this work.
- Fig. 2.7 Demonstration of the gated-diode measurement.
- Fig. 3.1 Schematic cross section of strained devices with SiGe channel.
- Fig. 3.2 (a) Pseudomorphic, strained-Si on relaxed SiGe
(b) Energy splitting between the Δ_2 (2-fold degenerate) and Δ_4 (4-fold degenerate) conduction bands for strained-Si device and bulk device.
- Fig. 3.3 The comparison of electron effective mass in strained-Si device and bulk devices.
- Fig. 3.4 The comparison of charge pumping currents in strained-Si and bulk Si devices, including (a) n- and (b) p-types.
- Fig. 3.5 Illustration of two level CP curve in the strained-Si n-MOSFET's.
- Fig. 3.6 The predicted energy band diagram in the strained Si n-MOSFET's as a function of bulk depth. The dotted and solid lines show curves at $V_G = 0\text{V}$ and $V_G = V_T$.

- Fig. 3.7 The predicted energy band diagram in the strained Si p-MOSFET's as a function of bulk depth.
- Fig. 3.8 The comparison of I_D - V_D characteristics of strained-Si and bulk Si devices, including (a) n- and (b) p-types.
- Fig. 3.9 The I_D - V_D characteristics of both devices, including strained-Si and bulk Si devices before and after worst HC stress at $V_G = V_D$. Worse HC degradation exhibits in the strained-Si devices.
- Fig. 3.10 Transconductance as a function of V_G is plotted. The strained-Si devices shows higher G_m and decay quickly after the HC stress.
- Fig. 3.11 The charge pumping characteristics of short channel strained-Si n-MOSFET's, compared to the bulk Si devices, after HC stress at $V_G = V_D$.
- Fig. 3.12 The charge pumping characteristics of short channel strained-Si n-MOSFET's, compared to the bulk Si devices, after FN stress.
- Fig. 3.13 The comparison of impact ionization substrate currents in strained-Si and bulk Si devices, including n- and p-types.
- Fig. 3.14 Gate and substrate current versus gate bias in strained-Si device and bulk devices.
- Fig. 3.15 The charge pumping characteristics of short channel strained-Si p-MOSFET's, compared to the bulk Si devices, after HC stress at $V_G = V_D$. Note the enhancement of ΔI_{CP} in the strained-Si p-MOSFET's is less than that in n-MOSFET's.
- Fig. 3.16 The comparison of transconductance in both devices, including n- and p-types. Note the enhancement in strained-Si p-MOSFET's decays severely at high V_G .
- Fig. 3.17 The comparison of mobility in both devices, including n- and p-types. Note the enhancement in strained-Si p-MOSFET's decays at high effective field.
- Fig. 3.18 The charge pumping characteristics of short channel strained-Si p-MOSFET's, compared to the bulk Si devices, after FN stress.
- Fig. 4.1 The comparison of charge pumping characteristics of both devices after hot carrier stresses under $V_G=V_D=-2V$ at 25 °C and 80°C. Note the enhancement in bulk Si

devices is larger.

Fig. 4.2 The increase of interface trap density versus stress time. The stress condition is under $V_G=V_D= -2V$ at 25 °C and 80°C.

Fig. 4.3 Gated-diode measurement for strained and bulk device after $V_G=V_D$ NBTI stress. The peak in region II represents the localized N_{it} , which is localized at the source and drain junctions.

Fig. 4.4 The values of 2nd peak in Fig 4.3 plotted as a function of stress time.

Fig. 4.5 The charge pumping characteristics of short channel strained-Si p-MOSFET's , compared to the bulk Si devices, after NBTI stress under $V_G=-3V$ at 80°C .

Fig. 4.6 The comparison of gated-diode currents of strained-Si devices after NBTI stress and NBTI-like stress.

Fig. 4.7 The I_D-V_D characteristics of the strained-Si p-MOSFET's with different Ge concentration and thickness of Si layer.

Fig. 4.8 The comparison of impact ionization substrate currents of $Si_{0.7}Ge_{0.3}$ strained-Si p-MOSFET's with different thickness of Si layer.

Fig. 4.9 The comparison of transconductance with two thickness of Si layer. The devices with thick Si layer exhibit higher G_m but G_m decays at high V_G .

Fig. 4.10 The comparison of impact ionization substrate currents of $Si_{0.8}Ge_{0.2}$ 180Å and $Si_{0.7}Ge_{0.3}$ 100Å strained-Si p-MOSFET's.

Fig. 4.11 The comparison of charge pumping characteristics of short channel $Si_{0.7}Ge_{0.3}$ strained-Si p-MOSFET's with different thickness of Si layer are compared. Note the larger ΔI_{CP} occurs in devices with 180Å Si layer.

Fig. 4.12 (a) Charge pumping current with correction for control device (bulk).
(b) Local threshold voltage distribution for control device (bulk).

Fig. 4.13 Measured I_{cp} currents for control(bulk)(1), strained-Si device(2), and after correction(3).

Fig. 4.14 Calculated Si/SiGe interface generated N_{it} distribution for both n- and p-MOSFET's along the device channel.