

References

Chapter 1

- [1.1] H. Oshima and S. Morozumi, “Future trends for TFT integrated circuits on glass substrates,” *IEDM Tech. Dig.*, 157, 1989.
- [1.2] M. Stewart, R. S. Howell, L. Pires, and M. K. Hatalis, “Polysilicon TFT technology for active matrix OLED displays ,” *IEEE Trans. Electron Devices*, vol. 48, pp. 845-851, 2001.
- [1.3] H. Kuriyama et al., “An asymmetric memory cell using a C-TFT for ULSI SRAM,” *Symp. On VLSI Tech.*, p.38, 1992.
- [1.4] T. Yamanaka, T. Hashimoto, N. Hasegawa, T. Tanala, N. Hashimoto, A. Shimizu, N. Ohki, K. Ishibashi, K. Sasaki, T. Nishida, T. Mine, E. Takeda, and T. Nagano, “Advanced TFT SRAM cell technology using a phase-shift lithography,” *IEEE Trans. Electron Devices*, Vol. 42, pp.1305-1313,1995.
- [1.5] K. Yoshizaki, H. Takaishi, Y. Kamigaki, T. asui, K. Komori, and H. Katto, *ISSCC Digest of Tech.*, p.166, 1985
- [1.6] N. D. Young, G. Harkin, R. M. Bunn, D. J. McCulloch, and I. D. French , “The fabrication and characterization of EEPROM arrays on glass using a low-temperature poly-Si TFT process,” *IEEE Trans. Electron Devices*, Vol. 43, pp. 1930-1936, 1996.
- [1.7] T. Kaneko, U. Hosokawa, N. Tadauchi, Y. Kita, and H. Andoh, “400 dpi integrated contact type linear image sensors with poly-Si TFT's analog readout circuits and dynamic shift registers,” *IEEE Trans. Electron Devices*, Vol. 38, pp. 1086-1093, 1991.
- [1.8] U. Hayashi, H. Hayashi, M. Negishi, T. Matsushita, *Proc. of IEEE Solid-State*

Circuits Conference (ISSCC), p. 266 , 1998.

- [1.9] N.Yamauchi, U. Inava, and M. Okamura, “An integrated photodetector-amplifier using a-Si p-i-n photodiodes and poly-Si thin-film transistors,” *IEEE Photonic Tech. Lett*, Vol. 5, pp. 319-321, 1993.
- [1.10] M. G. Clark, *IEE Proc. Circuits Devices Syst*, Vol. 141, 133 , 1994.
- [1.11] Noriyoshi Yamauchi, Jean-Jacques J. Hajjar and Rafael Reif, “Polysilicon Thin-Film Transistors with Channel Length and Width Comparable to or Smaller than the Grain Size of the Thin Film,” *IEEE Trans. Electron Devices*, Vol. 38, pp 55-60, 1991.
- [1.12] Singh Jagar, Mansun Chan, M. C. Poon, Hongmei Wang, Ming Qin, Ping K. Ko, Yangyuan Wang, “Single Grain Thin-Film-Transistor (TFT) with SOI CMOS Performance Formed by Metal-Induced-Lateral-Crystallization,” *IEDM Tech. Dig.*, pp. 293-296, 1999.
- [1.13] K. Nakazawa, “Recrystallization of amorphous silicon films deposited by low-pressure chemical vapor deposition from Si₂H₆ gas,” *J. Appl. Phys*, Vol. 69, pp. 1703-1706, 1991.
- [1.14] T. J. King and K. C. Saraswat, “Low-temperature fabrication of poly-Si thin-film transistors,” *IEEE Electron Device Lett*, Vol. 13, pp. 309-311, 1992.
- [1.15] H. Kuriyama, S. Kiyama, S. Noguchi, T. Kuahara, S. Ishida, T. Nohda, K. Sano, H. Iwata, S. Tsuda, and S. Nakano, “High mobility poly-Si TFT by a new excimer laser annealing method for large area electronics,” *IEDM Tech. Dig*, Vol. 91, pp. 563, 1991.
- [1.16] K. Nakazawa, “Recrystallization of amorphous silicon films deposited by low-pressure chemical vapor deposition from Si₂H₆ gas,” *J. Appl. Phys*, Vol. 69, pp. 1703-1706, 1991
- [1.17] T. J. King and K. C. Saraswat, “Low-temperature fabrication of poly-Si

- thin-film transistors," IEEE Electron Device Lett, Vol. 13, pp. 309-311, 1992.
- [1.18]H. Kuriyama, S. Kiyama, S. Noguchi, T. Kuahara, S. Ishida, T. Nohda, K. Sano, H. Iwata, S. Tsuda, and S. Nakano, "High mobility poly-Si TFT by a new excimer laser annealing method for large area electronics," IEDM Tech. Dig, Vol. 91, pp. 563, 1991.
- [1.19]S. W. Lee and S. K. Joo, "Low temperature poly-Si thin-film transistor fabricated by metal-induced lateral crystallization," *IEEE Electron Device Lett.*, vol. 17, p. 160, 1996.
- [1.20]H. J. Kim and J. S. Im, "New excimer-laser-crystallization method for producing large-grained and grain boundary-location-controlled Si films for thin film transistors," *Appl. Phys. Lett.*, vol. 68, p. 1513, 1996.
- [1.21]M. K. Hatalis and D. W. Greve, "Large grain polycrystalline silicon by low-temperature annealing of low-pressure chemical vapor deposited amorphous silicon films," *J. Appl. Phys.*, vol. 63, p. 2260, 1988.
- [1.22]Yung-Chun Wu, Ting-Chang Chang, Cheng-Wei Chou, Yuan-Chun Wu, Jen-Chung Lou, Chun-Hao Tu, Po-Tsun Liu, Wen-Jun Huang, and Chun-Yen Chang," Effects of NH₃ Plasma Passivation on Electrical Characteristics of Pattern-dependent Metal-Induced Lateral Crystallization of Polysilicon Thin-Film Transistors" 2005.04 acceptedd to Journal of The Electrochemical Society (JECS)
- [1.23]Filippos V. Farmakies, and Jean Brini, George Kamarinos, Constantainos T. Angelis, and Charalambos A. Dimitriadis, "On-Current Modeling of Large-Grain Polycrystalline Silicon Thin-Film Transistors" *IEEE Trans.On Electron Device*, vol.48,NO.4,APRIL 2001
- [1.24]T. Unagami, and O. Kogure, "Large ON/OFF Current Ratio and Low Leakage Current Poly-Si TFT's with Multichannel Structure" *IEEE Trans. Electron*

Devices, vol. 35, p. 1986-1989, Nov. 1988.

[1.25]Y. C. Wu, T. C. Chang, C. Y. Chang, C. S. Chen, C. H. Tu, P. T. Liu, H. W. Zan, and Y. H. Tai, “High-performance polycrystalline silicon thin-film transistor with multiple nanowire channels and lightly doped drain structure,” *Appl. Phys. Lett.*, vol. 84, p. 3822-3824, 2004.

[1.26]C. F. Cheng, M. C. Poon, C. W. Kok, and M. Chan, “Modeling of metal-induced-lateral-crystallization mechanism for optimization of high performance thin-film-transistor fabrication”, in *IEDM Tech. Dig.*, p. 569 – 572, 2002.

[1.27]S. W. Lee and S. K. Joo, “Low temperature polysilicon thin-film transistor fabricated by metal-induced lateral crystallization”, *IEEE Electron Device Lett.*, vol. 17, p. 160-162, Apr. 1996.

[1.28]J. H. Park, and C. J. Kim, “A study on the fabrication of a multigate/multichannel polysilicon thin-film transistor”, *Jpn. J. Appl. Phys.*, vol. 36, p. 1428-1432, Mar. 1997.

[1.29]S. Z, R. Han, J. K. O. Sin, and M. Chan, “Reduction of Off-Current in Self-Aligned Double-Gate TFT With Mask-Free Symmertic LDD,” *IEEE Trans. Electron Devices*, vol. 49, p. 1490-1492, Aug. 2002.

[1.30]Yung-Chun Wu, Ting-Chang Chang, Cheng-Wei Chou, Yuan-Chun Wu, Jen-Chung Lou, Chun-Hao Tu, Po-Tsun Liu, Wen-Jun Huang, and Chun-Yen Chang,” Effects of NH₃ Plasma Passivation on Electrical Characteristics of Pattern-dependent Metal-Induced Lateral Crystallization of Polysilicon Thin-Film Transistors” 2005.04 accepted to Journal of The Electrochemical Society (JECS)

[1.31]Yukiharu Uraoka, Noboyuki Hirai, Hiroshi Yano, Tomoaki Hatayama, and Takashi Fuyuki, “ Hot carrier analysis in low-temperature poly-si TFTs using

picosecond emission microscope” *IEEE Trans. Electron Devices*, vol. 51, NO.1, Jan. 2002.

Chapter 2

[2.1] J. Levinson, F. R. Shepherd, P. J. Scanlon, W. D. Westwood, G. Este, and M. Rider, “Conductivity behavior in polycrystalline semiconductor thin film transistors,” *J. Appl. Phys.* Vol. 53, pp.1193-1202, 1982.

[2.2] P. Migliorato, C. Reita, G. Tallatida, M. Quinn and G. Fortunato, “Anomalous off-current mechanisms in n-channel poly-Si thin film transistors,” *Solid-State-Electronics*, Vol.38, pp.2075-2079, 1995.

[2.3] M. Hack, I-W. Wu, T. H. King and A. G. Lewis, “Analysis of Leakage Currents in Poly-silicon Thin Film Transistors,” *IEDM Tech. Dig.*, vol. 93, pp. 385-387, 1993.

[2.4] “Polycrystalline silicon for integrated circuits and displays,” second edition, written by Ted Kamins, pp.200-210.

[2.5] John Y. W. Seto, ” The electrical properties of polycrystalline silicon films, “ *J. Appl. Phys.* Vol. 46, NO. 12, Dec.1975

[2.6] Filippou V. Farmakies, and Jean Brini, George Kamarinos, Constantainos T. Angelis, and Charalambos A. Dimitriadis, “On-Current Modeling of Large-Grain Polycrystalline Silicon Thin-Film Transistors” *IEEE Trans.On Electron Device*, vol.48, NO.4, APRIL 2001

[2.7] J. Levinson, F. R. Shepherd, P. J. Scanlon, W. D. Westwood, G. Este, and M. Rider, “Conductivity behavior in polycrystalline semiconductor thin film transistors,” *J. Appl. Phys.* Vol. 53, pp.1193-1202, 1982

[2.8] R. E. Proano, R. S. Misage, D. G. Ast, ”Development and Electrical Properties of Undoped Polycrystalline Silicon Thin-Film Transistors.” , *IEEE Electron Device Lett.* Vol. 36. No. 9. pp. 1915-1922, Sept. 1989.

[2.9] K. R. Olasupo and M. K. Hatalis, “Leakage Current Mechanism in Sub-Micron Polysilicon Thin-Film Transistors,” *IEEE Trans. Electron Devices*, ” Vol. 43, pp.1218, 1996.

[2.10]S.M. Sze “Semiconductor Devices Physics and Technology,” second edition, , Wiley, New York, 2002. p. 199-213

[2.11]C. Hayzelden and J. L. Batstone, “Silicide formation and silicide-mediated crystallization of nickel-implanted amorphous silicon thin film,” *J. Appl. Phys.*, vol.73, pp.8279-8289,1993.

[2.12]C. F. Cheng, Vincent M. C. Poon, C. W. Kok, and Mansun Chan, “Modeling of Grain Growth Mechanism by Nickel Silicide Reactive Grain Boundary Effect in Metal-Induced-Lateral-Crystallization,” *IEEE Trans. Electron Devices*, Vol.50, pp.1467-1474, 2003.



Chapter 4

[4.1] R. E. Proano, R. S. Misage, and D. G. Ast, “Development and electrical properties of undoped polycrystalline silicon thin-film transistors,” *IEEE Trans. Electron Devices*, **36**, 1915, (1989).

[4.2] Y. C. Wu, C. Y. Chang, T. C. Chang, P. T. Liu, C. S. Chen, C. H. Tu, H. W. Zan, Y. H Tai, and S. M. Sze, “High performance and high reliability polysilicon thin-film transistors with multiple nano-wire channels” in *IEDM Tech. Dig.*, p. 777 – 780, 2004.

簡歷

- ◆ 姓名：周政偉 (Cheng-Wei Chou)
- ◆ 出生日期：民國六十九年十二月十八日(1980.12.18)
- ◆ 住址：台南縣後壁鄉侯伯村五十八之四號
- ◆ 學歷：
 國立中山大學 物理學系 學士
 (1999.09-2003.06)

 國立交通大學 電子工程研究所 固態組 碩士班
 (2003.09-2005.06)
- ◆ 論文題目：

多重通道及多重閘極的金屬誘化側向結晶之複晶矽

薄膜電晶體的製作與特性分析

Fabrication and Characterization of Metal-induced
Lateral Crystallization Polysilicon Thin-film Transistor
with Multi-channel and Multi-gate