

Effects of independent double-gated configuration on polycrystalline-Si nonvolatile memory devices

Wei-Chen Chen, Horng-Chih Lin, Yu-Chia Chang, and Tiao-Yuan Huang

Citation: Applied Physics Letters 95, 133502 (2009); doi: 10.1063/1.3238362

View online: http://dx.doi.org/10.1063/1.3238362

View Table of Contents: http://scitation.aip.org/content/aip/journal/apl/95/13?ver=pdfcov

Published by the AIP Publishing

Articles you may be interested in

High-performance gate-all-around polycrystalline silicon nanowire with silicon nanocrystals nonvolatile memory

Appl. Phys. Lett. 98, 162108 (2011); 10.1063/1.3582925

Insight into the performance enhancement of double-gated polycrystalline silicon thin-film transistors with ultrathin channel

Appl. Phys. Lett. 96, 072108 (2010); 10.1063/1.3327336

Two-bit effect of trigate nanowires polycrystalline silicon thin-film-transistor nonvolatile memory with oxide/nitride/oxide gate dielectrics


Appl. Phys. Lett. 92, 163506 (2008); 10.1063/1.2910460

Nonvolatile low-temperature polycrystalline silicon thin-film-transistor memory devices with oxide-nitride-oxide stacks

Appl. Phys. Lett. 90, 182115 (2007); 10.1063/1.2736293

Nonvolatile polycrystalline silicon thin-film-transistor memory with oxide/nitride/oxide stack gate dielectrics and nanowire channels

Appl. Phys. Lett. 90, 122111 (2007); 10.1063/1.2715443



Effects of independent double-gated configuration on polycrystalline-Si nonvolatile memory devices

Wei-Chen Chen, ¹ Horng-Chih Lin, ^{1,2,a)} Yu-Chia Chang, ¹ and Tiao-Yuan Huang ¹ Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hisinchu 300, Taiwan

²National Nano Device Laboratories, Hsinchu 300, Taiwan

(Received 12 July 2009; accepted 2 September 2009; published online 28 September 2009)

A polycrystalline-Si thin-film transistor configured with independent double-gated structure and ultrathin channel film is proposed for use as a Si-oxide-nitride-oxide-Si memory device. Taking advantage of additional control gate bias offered by the independent double-gated scheme in addition to the driving gate, this work demonstrated that the reading window and programming efficiency can be improved by applying a proper control gate bias. It is also found that the relationship between programming/erasing speed and control gate bias is strongly related to channel film thickness. Our results indicate that the independent double-gated device possesses promising potential for future nonvolatile memory applications. © 2009 American Institute of Physics.

[doi:10.1063/1.3238362]

Aggressive scaling of conventional floating-gate (FG) type memory device has encountered quite a few issues that must be seriously dealt with, including narrow FG-FG space to contain control gate, FG-FG interference coupling, read or program noise, and severe short channel effects. To address those issues, charge-trapping type nonvolatile memory (NVM) devices, with nitride read-only memory² and Sioxide-nitride-oxide-Si (SONOS) (Ref. 3) being the mainstream, have recently emerged as new promising candidates for continuing the miniaturization trend, along with other innovative NVM concepts, including ferroelectric and magnetoresistive memories, ⁴ phase-change memory, ⁵ and unified random access memory ⁶ that has claimed to have both volatile and nonvolatile functionalities. Among those devices, SONOS, with a plethora of variations such as bandgap engineered SONOS, Ta-AlO-nitride-oxide-Si, etc., has shown its high performance and promising potential for future flash memory applications.

With more efforts on improving gate controllability over channel, polycrystalline-Si thin-film transistor (poly-Si TFT) is now conceived as an ideal structure for meeting NVM requirements. 9,10 The use of an ultrathin body has been shown to dramatically improve the subthreshold swing of the TFT, 9 thus enabling high programming/erasing efficiency as well as low voltage operation. 11 Recently we had proposed several simple nanowire (NW) TFT preparation methods without the need of expensive lithographic tools. 12,13 In this paper, we extended the results of a previous work 14 and investigated the impacts of independent double-gated (IDG) configuration and the channel film thickness on the performance of TFT SONOS devices.

Detailed device fabrication process can be found in Ref. 14. In this work, the first gate dielectric, which had been an oxide previously, was replaced by an oxide/nitride/oxide (ONO) stack consisting of 5 nm tunneling oxide, 7 nm nitride, and 7 nm blocking oxide. It should be noted that the originally designed blocking oxide thickness was 10 nm; however, due to technical problems of the furnace system in the fabrication laboratory, the resulting thickness was only 7 nm. Gate dielectric of the second gate is a 15 nm oxide.




FIG. 1. (Color online) (a) Schematic structure and (b) TEM image of a fabricated device.

a) Electronic mail: hclin@faculty.nctu.edu.tw.




FIG. 2. (Color online) Transfer characteristics for fresh and programmed states (a) under SG-1 mode with varying second gate bias and (b) under SG-2 mode with varying first gate bias. (c) Extracted $V_{\rm th}$ window as a function of CG bias for SG-1 and SG-2 modes.

Schematic device structure and cross-sectional transmission electron microscopic (TEM) image of the fabricated device are shown in Figs. 1(a) and 1(b), respectively. In Fig. 1(b), the channel thickness (or the width of the poly-Si between the two gate dielectrics) is 11 nm. The device is programmed and erased by Fowler-Nordheim tunneling. Depending on the choice of driving gate, different operational modes are feasible. Demonstrating the merit of the IDG scheme, solid lines in Fig. 2(a) show the transfer curves driven by the first gate with various applied second gate bias (V_{SG-2}) ranging from -2 to 2 V. In other words, the second gate serves as the control gate (CG) to adjust the threshold voltage (V_{th}) of the transfer curves driven by the first gate. $V_{\rm th}$ is defined as the gate voltage at which the drain current is equal to 10 nA \times W/L at V_D =0.5 V. This mode is denoted as the SG-1 This a mode. It is evident that V_{th} is efficiently adjusted by different




FIG. 3. (Color online) Programming characteristics under the condition of fixed $V_{\rm SG-1}$ =15 V and varying $V_{\rm SG-2}$ for a device with NW thickness of (a) 11 and (b) 50 nm.

 $V_{\rm SG-2}$, an effect owing to the high sensitivity of the potential of ultrathin channel layer to both gates. ¹⁴ Even after the device is programmed by $V_{\rm SG-1}$ =15 V and $V_{\rm SG-2}$ =0 V for 1 ms while the source and drain are grounded, the $V_{\rm SG-2}$ induced $V_{\rm th}$ modulation is still apparent, shown as dashed lines in Fig. 2(a). Similar characterization for the SG-2 mode with the first and second gates acting as the control and driving gate, respectively, is given in Fig. 2(b). Their respective $V_{\rm th}$ window ($\Delta V_{\rm th}$), defined as the difference of $V_{\rm th}$ between programmed and fresh states for the two operation modes, is displayed in Fig. 2(c).

The results show that under SG-1 mode, $\Delta V_{\rm th}$ is not highly related to the V_{SG-2} . As for the SG-2 mode, Fig. 2(c) demonstrates that $\Delta V_{\rm th}$ depends on the $V_{\rm SG-1}$ to a larger extent. As explained in Ref. 14, since the second gate provides better electrostatic control over channel than the first gate, an effect inherent in this structure, the second gate is able to adjust $V_{\rm th}$ in a much faster rate. Moreover, the $V_{\rm th}$ of programmed states in Fig. 2(b) shows little dependence on the CG bias, which leads to the $\Delta V_{\rm th}$ enlargement with increased CG bias. This ΔV_{th} discrepancy between two modes is caused by the location of storage charge relative to the driving gate. If the CG is the one with ONO stack, e.g., the first gate, then the trapped electrons in the nitride layer provide screening from the electric field penetration of the CG. Thus, the CG bias has weak influence on the channel potential and $V_{\rm th}$ is independent of the CG bias in the programmed state. From another perspective, for a sufficiently positive CG bias,




FIG. 4. (Color online) Erasing characteristics under the condition of fixed $V_{\rm SG-1}$ =-15 V and varying $V_{\rm SG-2}$ for a device with 11 nm NW.

CG and the read gate only slightly perturbs the already conducting channel. The effective gate capacitance is now composed of serial oxide and channel capacitance and is lower than oxide capacitance alone. Hence, the read gate has less control on the channel and $\Delta V_{\rm th}$ is increased.

Programming speed is depicted in Fig. 3(a) where $V_{\rm th}$ shift is plotted against programming time as a function of $V_{\rm SG-2}$. Programming is accomplished by applying a fixed $V_{\text{SG-1}}$ =15 V with varying $V_{\text{SG-2}}$. Clearly, programming speed is enhanced with larger V_{SG-2} . This is expected, as with thinner channel, there exists a stronger gate-to-gate coupling so the quantity of electrons induced by the second gate helps increase the number of stored charge in the nitride layer in a given programming time. In the negative $V_{\text{SG-2}}$ regime, electrons adjacent to the first gate side are depleted and reduced $V_{\rm th}$ shift is achieved. Nevertheless, this phenomenon diminishes for the devices with 50-nm-thick channels, as shown in Fig. 3(b). It is so, since with larger channel thickness, the inversion electrons induced by the $V_{\mathrm{SG-2}}$ are mainly confined in the channel surface near the second gate and cannot tunnel into the nitride layer owing to negligible gate coupling in this situation.¹⁴ As for the erasing properties of the device with 11-nm-thick channels given in Fig. 4, influence of $V_{\text{SG-2}}$ on erasing speed can also be observed though with a different mechanism. The reason is that the more negative CG bias may induce more accumulated holes available for tunneling into nitride. However, due to the too thin blocking oxide thickness (7 nm) used in this study, which may give rise to severe electron back-tunneling⁸ from the first gate during the erasing process, the erasing speed is relatively slow. This issue can be relieved with the replacement of N^+ gate by P^+ gate and optimized blocking oxide thickness. ¹⁵

This work was supported in part by the National Science Council of the Republic of China under Contract No. NSC 96-2221-E-009-212-MY3.

¹J. De Blauwe, IEEE Trans. Nanotechnol. 1, 72 (2002).

²B. Eitan, P. Pavan, I. Bloom, E. Aloni, A. Frommer, and D. Finzi, IEEE Electron Device Lett. **21**, 543 (2000).

³M. H. White, D. A. Adams, and J. Bu, IEEE Circuits Devices Mag. 16, 22 (2000).

⁴R. Bez and A. Pirovano, Mater. Sci. Semicond. Process. 7, 349 (2004). ⁵B. Yu, X. Sun, S. Ju, D. B. Janes, and M. Meyyappan, IEEE Trans. Nanotechnol. 7, 496 (2008).

⁶J.-W. Han, S.-W. Ryu, C. Kim, S. J. Choi, J. S. Kim, K. H. Kim, G. S. Lee, J. S. Oh, M. H. Song, Y. C. Park, J. W. Kim, and Y.-K. Choi, Tech. Dig. - Int. Electron Devices Meet. **2007**, 929.

[']H.-T. Lue, S.-Y. Wang, E.-K. Lai, Y.-H. Shih, S.-C. Lai, L.-W. Yang, K.-C. Chen, J. Ku, K.-Y. Hsieh, R. Liu, and C.-Y. Lu, Tech. Dig. - Int. Electron Devices Meet. **2005**, 547.

⁸C. H. Lee, K. I. Choi, M. K. Cho, Y. H. Song, K. C. Park, and K. Kim, Tech. Dig. - Int. Electron Devices Meet. **2003**, 613.

⁹Y. Fukuzumi, R. Katsumata, M. Kito, M. Kido, M. Sato, H. Tanaka, Y. Nagata, Y. Matsuoka, Y. Iwata, H. Aochi, and A. Nitayama, Tech. Dig. - Int. Electron Devices Meet. **2007**, 449.

¹⁰R. Katsumata, M. Kito, Y. Fukuzumi, M. Kido, H. Tanaka, Y. Komori, M. Ishiduki, J. Matsunami, T. Fujiwara, Y. Nagatam, L. Zhang, Y. Iwata, R. Kirisawa, H. Aochi, and A. Nitayama, Tech. Dig. VLSI Symp. 2009, 136.
¹¹J. Fu, N. Singh, K. D. Buddharaju, S. H. G. Teo, C. Shen, Y. Jiang, C. X. Zhu, M. B. Yu, G. Q. Lo, N. Balasubramanian, D. L. Kwong, E. Gnani,

and G. Baccarani, IEEE Electron Device Lett. **29**, 518 (2008). ¹²H. C. Lin, M. H. Lee, C. J. Su, T. Y. Huang, C. C. Lee, and Y. S. Yang, IEEE Electron Device Lett. **26**, 643 (2005).

¹³H. C. Lin, H. H. Hsu, C. J. Su, and T. Y. Huang, IEEE Electron Device Lett. 29, 718 (2008).

¹⁴H. C. Lin, W. C. Chen, C. D. Lin, and T. Y. Huang, IEEE Electron Device Lett. 30, 644 (2009).

¹⁵S.-K. Sung, S.-H. Lee, B. Y. Choi, J. J. Lee, J.-D. Choe, E. S. Cho, Y. J. Ahn, D. Choi, C.-H. Lee, D. H. Kim, Y.-S. Lee, S. B. Kim, D. Park, and B.-I. Ryu, Tech. Dig. VLSI Symp. 2006, 86.