國立交通大學

電子工程學系電子研究所

碩 士 論 文

新型紅外線偵測器陣列之互補式金氧半電流讀出積體電路設計與分析

THE DESIGN AND ANALYSIS OF NEW CMOS CURRENT READOUT INTRGRATED CIRCUIT FOR INFRARED DETECTOR ARRAY

研 究 生：陳煒明　　Wei-Ming Cheng

指導教授：吳重雨　教授　　Chung-Yu Wu

中 華 民 國 九 十 四 年 七 月

新型紅外線偵測器陣列之互補式金氧半電流讀出積體電路設計與分析

THE DESIGN AND ANALYSIS OF NEW CMOS CURRENT READOUT INTRGRATED CIRCUIT FOR INFRARED DETECTOR ARRAY

研 究 生：陳煒明　　　Student : Wei-Ming Cheng

指導教授：吳重雨　　　Advisor : Pro. Chung-Yu Wu

國 立 交 通 大 學

電子工程學系

電子研究所

碩 士 論 文

A Thesis
Submitted to Department of Electronics Engineering & Institute of Electronics
College of Electrical Engineering and Computer Science
National Chiao Tung University
in partial Fulfillment of the Requirements
for the Degree of
Master
in
Electronics Engineering & Institute of Electronics
July 2005
Hsinchu, Taiwan, Republic of China

中華民國九十四年七月

新型紅外線偵測器陣列之互補式金氧半電流讀出積體電路設計與分析

學生：陳煒明　　　　　　　　　　　　指導教授:吳重雨 博士

國立交通大學電子工程學系電子研究所

摘要



本論文提出並分析新型互補式金氧半(CMOS)電流讀出電路設計技巧製作運用在紅外線偵測器陣列光訊號讀出之積體電路晶片，並搭配由中華電信研究所所開發出的紅外線感應器陣列完成整個紅外線偵測系統的設計。讀出電路為紅外線影像偵測系統中偵測器陣列輸出訊號至後級訊號處理之間的重要介面電路。本論文提出了新型電流之讀出電路架構，並以互補式金氧半製程技術完成電路的設計與模擬。

根據傳統的架構『閘極調變輸入』(Gate Modulation Input-GMI)與『緩衝閘極調變輸入』(Buffered Gate Modulation Input-BGMI)讀出電路。我們使用共半電路的技巧，節省一半的電路面積與功率消耗，並且提供了一高穩定性偏壓、低雜訊、高注入效率(injection efficiency)的偏壓電路。在輸入級方面，本論文提出一新型互補式金氧半讀出電路技術稱為『改進式緩衝閘極調變輸入』(Improved Buffered Gate Modulation Input)亦完成設計。在此設計終將積分電容移入輸入單元中，以提高讀出的速度。並且使用了高擺幅疊接式的電流放大器以消除爾利效應對電流增益的影響以得到穩定的電流增益同時提高線性度。

此外輸出級使用了動態放電輸出級(dynamic discharge output stage)，此電路運用動態開關有效的增加讀出速度，並只消耗了動態功率(dynamic power dissipation)，完成一低功率消耗、高讀出效能的讀出電路。

在設計電路的過程中使用TSMC所提供的 0.35 um 2P4M的製程進行設計與模擬。電路模擬結果完成的 64 x 64 BGMI讀出晶片最快的讀出速度為 10MHz、單元電路面積為 30 x 30 μm^2、功率消耗為 25 mW、最大的輸出擺幅為 0.75V並且可以達到 99.98%的線性度。

由模擬結果可以得到改進式緩衝閘極調變輸入可以得到很好的線性度、較低的雜訊同時只消耗較小的單元面積，由此可以看出改進式緩衝閘極調變輸入是很適合作為紅外線影像系統的讀出電路架構。

此設計好的晶片將會下線量測，根據量測的結果將會再進一步設計更高讀出速度以及更大的面積的紅外線影像系統讀出電路。

THE DESIGN AND ANALYSIS OF NEW CMOS CURRENT READOUT INTRGRATED CIRCUIT FOR INFRARED DETECTOR ARRAY

Student : Wei-Ming Chen   Advisor : Chung-Yu Wu

Department of Electronics Engineering & Institute of Electronics
College of Electrical Engineering and Computer Science
National Chiao Tung University

ABSTRACT



In this thesis, new CMOS current readout design techniques are proposed, developed, and applied to the implementation of readout integrated circuit chip for infrared detector array. The readout circuit will be combined with the infrared detector chip developed by Chunghwa Telecom Lab to complete the entire IR image system.

In the proposed structure a new readout structure is proposed called improved buffered gate modulation input (improved BGMI) circuit is adapted as the input stage. In the improved BGMI circuit, there is an integration capacitance in every pixel to improve the readout rate. Besides, high swing cascode current mirror is used in the new structure. Therefore the current gain is not sensitive to the Early effect and the output swing of the current mirror can be increased. Linearity is also improved by using the new circuit. A dynamic discharge output stage is also design and analyzed. It can improve the speed performance and consumes only dynamic power dissipation.

The proposed 64 x 64 improved BGMI readout circuit is designed and simulated with TSMC 0.35um 2P4M technology. The maximum readout rate is 10 MHz with 25mW power dissipation and 30 x 30 um^2 pixel pitch. The maximum output voltage swing is 0.75V. The linearity can achieve 99.98%.

As can be seen from the simulation results of the improved BGMI , high linearity, low power dissipation, and small pixel pitch are achieved. Therefore the improved BGMI structure is suitable for the infrared image system

The designed chip will be fabricated and tested. Based on the results, the future research will be conducted on the advanced design readout chips of large infrared detector arrays..

ACKNOWLEDGMENTS

首先感謝我的指導老師吳重雨教授兩年來耐心的指導與鼓勵，使我能順利完成碩士學位。在吳教授循序漸進的諄諄教誨下，讓我不僅獲得許多積體電路設計的專業知識，更學習到研究時應有的挑戰困難及解決問題的態度與方法，面對問題時如何著手構思和勇於嘗試，雖然在過程倍感艱辛，但卻獲益良多。

在這段求學的過程中，因為有 307 實驗室豐富軟硬體設備的支援，在如此的環境下我的論文才得以順利完成，全靠歷代的學長姐及大家對307 實驗室的建立與運作所做的貢獻。在此由衷感謝這些與我同在實驗室奮鬥的伙伴們，也希望307 實驗室能越來越好。

感謝林俐如、施育全、王文傑、陳敏玹、蘇璇義、江政達、虞紀堯、林韋霆、張EDA、BuBu、偉信、電子天王、陳勝豪、歐欣華、劉衛宗等諸位學長姊在各項研究上的指導;實驗室同學小鍵、大姊、諭哥、紅毛、榮哥、小幾丸、嘴砲西、建文、台祐、岱原、弼嘉、建樺、阿信、巴黑、吳錦川老師三雄...沒有你們的幫助我無法完成我的碩士學業;感謝實驗室助理卓慧貞小姐在行政事務上的協助;感謝科法所的朋友素萍、蔡姐、劉老師、佳蓉、大兔，還有許多一起潛水、沖浪以及一起健身的伙伴讓我除了學生生活之外還多了許多歡笑;除此之外我要感謝我的好朋友阿瑞、淑惠、祥哥、雅婷、小雞、阿胖、怡然、家羚、怡榕、韋君沒有你們的陪伴我的碩士生活會失去許多色彩。

謝謝你們大家讓我有一個精彩的碩士生活。

最後，我要致上最深的感謝給我的父親陳金水先生、母親王春霞女士以及姊姊陳怡雯。由於你們平日無時無刻的包容與關心，讓我即使在遭遇困難時也能堅持下去，如果沒有你們無怨無悔、永無止境的付出、鼓勵、支持與照顧，無法成就今日的我，衷心的感謝你們，期望將這份喜悅與你們共享。

陳 煒 明

誌於 風城交大

九十四年夏

CONTENTS

ABSTRACT (CHINESE) i

ABSTRACT (ENGLISH) iii

ACKNOWLEDGMENT v

CONTENTS vi

TABLE CAPTIONS viii

FIGURE CAPTIONS viii

CHAPTER 1 INTRODUCTION..1

1.1 BACKGROUNG 1

1.2 MOTIVATION.. 2

1.3 ORGANIZATION OF THIS THESIS.. 4

CHAPTER 2 INFRARED FOCAL PLANE ARRAY AND CMOS READOUT TECHNIQUIE........................6

2 .1 STURCTURES AND OPERATIONAL REQUIREMENTS OF IR FPA 6

2.1.1 IR FPA Structure 6

2.1.2 Operational Requirement for IR FPA 8

2.2 CMOS READOUT TECHNIQUE FOR IR IMAGE 14

CHAPTER 3 ARCHITECTURE AND CIRCUIT DESIGN 25
3.1 THE IMPROVED BUFFERED GATE MODULATION INPUT (BGMI) 25
3.1.1 Analog part 25
3.1.1.1 Unit cell 26
3.1.1.2 Correlated Double Sample (CDS) 30
3.1.1.3 Dynamic Discharge Output Stage 32
3.1.2 Digital part 33
3.1.2.1 Counter 34
3.1.2.2 Decoder 35
3.1.2.3 Trigger 35
3.2 THE IMPROVED BGMI CHIP OPERATION 36

CHAPTER 4 SIMULATION RESULTS 38
4.1 LAYOUT DESCRIPTIONS 38
4.2 POST-SIMULATION RESULTS 39
4.3 DISCUSSIONS 43

CHAPTER 5 CONCLUSIONS AND FUTURE WORKS 44
5.1 CONCLUSIONS 44
5.2 FUTURE WORKS 44

REFERENCES..45

VITA 48

TABLE CAPTIONS

CHAPTER3

Table 3.1 The device parameters of the unit cell 30

Table 3.2 The device parameters of the CDS...32

Table 3.3 The device parameters of the dynamic discharge output stage.........................33

CHAPTER4

Table 4.1 The summary of the 64 x 64 improved BGMI readout chip.............................42

FIGURE CAPTIONS

CHAPTER1

Fig .1.1. The characteristic of the detector array developed by Chunghwa Telecom Laboratory 3

Fig. 1.2. The characteristic of the detector array developed by Chunghwa Telecom

Laboratory 4

Fig. 1.3. The chip photo of the detector developed by Chunghwa Telecom laboratory.4

CHAPTER2

Fig. 2.1. The technologies of the hybrid array structures : (a) the flip-chip array technology ; (b) the Z-plane technology 7

Fig. 2.2. (a) The structure of monolithic array technology; (b) The structure of pseudo-monolithic array technology...8

Fig. 2.3. The source follower per detector (SFD) readout circuit. 16

Fig. 2.4. The direct injection (DI) readout circuit..17

Fig. 2.5. The buffered direct injection (BDI) readout circuit. 18

Fig. 2.6. The gate modulation input (GMI) readout circuit...21

Fig. 2.7. The buffered gate modulation input (BGMI) readout circuit. 24



CHAPTER3

Fig. 3.1. The architecture of analog part in the improved BGMI readout chip 26

Fig. 3.2. The unit cell in the improved BGMI 27

Fig. 3.3. The noise model and equivalent circuit of the improved buffered gate modulation input (BGMI) stage 28

Fig. 3.4. The correlated double sampling (CDS) in the improved BGMI 31

Fig. 3.5. The dynamic discharge output stage in the improved BGMI..........................33

Fig. 3.6. The architecture of digital part in the improved BGMI readout chip............34

Fig. 3.7. The 1-stage counter in the improved BGMI readout chip 34

Fig. 3.8. The 12-stage counter in the improved BGMI readout chip............................35

Fig. 3.9. The decoder in the improve BGMI readout chip..35

Fig. 3.10. The trigger in the improve BGMI readout chip 36

Fig. 3.11. The total architecture of the improve BGMI readout chip..............................37

Fig. 3.12. The total control clock of the improve BGMI readout chip 37

CHAPTER4

Fig. 4.1. The Layout of the 64 x 64 improved BGMI 38

Fig. 4.2. The Layout of the unit cell in the improved BGMI 39

Fig. 4.3. The comparison of current gain of different current mirror structure.........40

Fig. 4.4. The voltage on the integration capacitance 40

Fig. 4.5. The output voltage of the common output stage 41

Fig. 4.6. The linearity of the output voltage. 41

Fig. 4.7. The linearity of the output voltage of different corners 42

CHAPTER 1

INTORDUCTION

1.1 BACKGROUND

From 1950's, the infrared (IR) imaging system technology has been developed for various applications including IR search and tracking, medical examination [1], astronomy [2], forward-looking infrared (FLIR) systems, missile guidance, and other strategic equipment [3]. These days, the design of IR image system with multi-function is more and more valuable. For example, the integration of commercial and military IR imaging systems meets both economic and defense challenges. For this concept, research and developments for IR image systems of CMOS VLSI technologies is raising. Incorporating the rapid advancement in CMOS VLSI with the progress in infrared focal-plane array (IR FPA) technologies like detector material, sensing structure, optics, coolers, readout electronics, image enhancement, and intelligent signal processing results in the revolution of IR image systems to a new generation with significant performance improvement.

Generally speaking, the IR FPA system including two major parts which are: 1.Detector array 2. Readout electronics. Comparing with the conventional structures, the IR FPA has many natural advantages such as high packing density, low cost, high feasibility, on-chip signal processing, and high flexibility for system integration. For high sensitivity application, the IR FPAs are generally combined with narrow bandgap semiconductor detectors and silicon multiplexer. For this reason, the technologies for designing the detection material and the system interface are very important.

Moreover, high performance mixed-mode signal circuits design are also required for the readout electronics. In order to achieve the optimal performance for whole IR detection system, appropriate trade-off between circuit performance, power dissipation, chip area, and image resolution should be made.

1.2 MOTIVATION

The readout circuit of infrared (IR) detector focal-plane-array (FPA) is a very important interface in the overall IR detection system. Thus, many technologies of designing readout circuit are still under development. In this thesis, new CMOS readout circuit design and implementation with new input biasing technique and innovative readout structure are proposed and analyzed. In order to improve the readout performance of the IR FPA imaging system, it is important to develop appropriate interface technology and structure. In this work, a new input interface technique which is improved from the conventional structure direct injection (BDI) has been proposed to serve as biasing and interface stage for detector. The input biasing stage can offer a stable, low noise, low input impedance to control the bias of input stage, and cost low power dissipation interface circuit between IR detector and the following stage. Compare to the conventional BDI structure, this structure has good readout performance but cost only half power dissipation and half pixel area. Moreover, the proposed improved buffered gate modulation input (BGMI) which improved from gate modulation Input (GMI) and BGMI has solved the problems from the conventional structures. The integration capacitor of the improved BGMI has been moved into the unit cell to improve the readout rate, and decreased the chip area occupied by the capacitor. Besides, the new structure contents the current mirror with stable gain. Therefore, the improved BGMI can achieve high readout rate with better linearity.

With the growing array size of IR FPA system and the higher resolution, the pixel area

and power dissipation limitation become more and more critical. It limits the in–pixel circuit complexity and whole system performance.

In this thesis, the proposed improved BGMI readout circuit array will be combined with the InGaAs IR detector array which developed by Chunghwa Telecom Lab to compose a complete IR image system. The property of the detector array is illustrated by Fig 1.1 and Fig 1.2. In Fig 1.1 it is shown that when the detector is biased at -3V, the photo excited current is very stable and the detector shunt resistance is very large. Fig 1.2 shows the dark current of this detector, and Fig 1.3 shows the chip photo of the detector. The detector array and the readout circuit array will be combined with the indium bond.



Fig 1.1 The characteristic of the detector array developed by Chunghwa Telecom laboratory



Fig 1.2 The characteristic of the detector array developed by Chunghwa Telecom laboratory



Fig 1.3 The chip photo of the detector developed by Chunghwa Telecom laboratory

1.3 ORGANIZATION OF THIS THESIS

There are five chapters in this thesis which include introduction, review of the technique of developing the readout circuit, the architecture and circuit design, the simulation results and the conclusion and future works.

Chapter 1 introduces the background and explains the main topics of this thesis. In Chapter 2, the architectures and operational requirements of IR FPA, and the CMOS readout techniques for IR detectors including the state-of-the-art structure are given. In this chapter, the analysis of advantages and drawbacks of the conventional gate modulation input (GMI) and buffered gate modulation input (BGMI) are given.

In Chapter 3, an improved BGMI is presented. By applying the high swing current mirror technique, this new readout circuit can achieve high charge sensitivity with stable current gain control. Then the dynamic discharge source-follower output stage including correlated double sampling (CDS) and auto-clamping is described An experimental 64 x 64 BGMI readout chip has been designed and will be fabricated in TSMC 0.35 μm 2P4M CMOS technology. It has been shown that a high-performance readout interface circuit for IR FPA with high injection efficiency, high linearity, and low power dissipation, is realized within the pixel size of 30 x 30 um^2. These advantageous traits make the improved BGMI circuit suitable for the various applications with a wide range of operation range.

In this chapter, the circuit structure, readout strategy, and circuit performance of the new improved BGMI readout structure are described.

Chapter 4 describes the layout arrangement and the post simulation from layout

Finally, the main results of this thesis are summarized in Chapter 5. Some suggestions for the future works about the readout circuit design are also discussed..

CHAPTER 2

INFRARED FOCAL PLANE ARRAY AND CMOS READOUT TECHNIQUE

2.1 STRUCTURES AND OPERATIONAL REQUIREMENTS OF IR FPA

2.1.1 IR FPA Structure

Nowadays, the design of high-sensitivity, high-density, large-format, and high-spectra-resolution IR image systems is more practicable due to the development of IR FPA technologies. Besides, the progress of VLSI techniques and detector fabrication technologies dramatically reduce complexity and cost of IR systems. The application of various developed technologies on the design of IR FPAs has resulted in the advantages of simplified electrical interconnection, reduced signal number leads higher performance reliability, and simplified package. Some commonly used structures of the three major classes of IR FPAs, which are : hybrid array, monolithic array, and pseudo-monolithic array, are reviewed below.

1) Hybrid Array :

The most commonly used IR FPA structures in the hybrid array [4] are flip-chip and Z-plane technologies [5] as shown in Fig. 2.1(a) and 2.1(b), respectively. In Fig. 2.1(a), the IR detector array chip and the readout chip are compounded by the indium bump grown on the aligned pixels of both chips. This is the mostly used structure in the hybrid array technology. In the Z-plane technology shown in Fig.2.1(b), the readout chips are stacked one on top of another and then the detector array is mounted to the third dimensional plane on the edge. In the Z-plane structure, one readout chip is used by one channel of detectors so that many

electrical circuit techniques like complex input circuit, gain offset correction, A/D converter, filter, smart and neural function, as well as image signal processing stage can be implemented on the readout chip [6]. However, the image resolution is limited by the readout chip thickness. In the application of hybrid array technology, uniformity of indium bumps, chip alignment as well as thermal expansion effect and mechanical damage on the detectors should be considered during the hybridization process [7].



Fig. 2.1. The technologies of the hybrid array structures : (a) the flip-chip array technology ; (b) the Z-plane technology

2) Monolithic Array :

The development of monolithic array technology can solve the hybrid process problems caused by building IR detectors like PtSi Schottky barrier [8], micromachining bolometer [9], or extrinsic detectors on the silicon substrate [10]. Thus both IR detectors and readout circuits can be fabricated in one monolithic chip as shown in Fig.2.2(a). Both producibility and reliability of IR FPAs can be improved under monolithic design. However, the detector types and materials must be compatible with the silicon process. This limits the applications of monolithic array on IR image systems.



Fig. 2.2. (a) The structure of monolithic array technology; (b) The structure of pseudo-monolithic array technology

3) Pseudo-Monolithic Array :

As an alternative method to the indium-bumping hybrid array and monolithic array technologies, the readout chip and detector chip can be compounded through the via-hole technique [11], in the so-called pseudo-monolithic array as shown in Fig 2.2(b). Both readout chip surface and detector chip surface must be polished to achieve a precisely flatness and parallelism before combined as a single chip. Then some detector fabrication processed and routing metalization processes are applied on the combined single chip. The pseudo-monolithic technology remains some advantages of silicon-like processing, but its reliability is still needed to be optimized.

2.1.2 Operational Requirement for IR FPA [12]

There are many specific requirements and technique for designing IR FPA with different applications of IR image systems. In general, the requirements of designing IR image system involves a broad range of electrical circuit and detector array parameters like detector bias control, injection efficiency, charge storage capacity, integration time, noise , dynamic range, readout rate, array size and pixel pitch, power consumption, and readout rate. Some general

discussions of these requirements are summarized below.

1) Detector Bias Control :

Many important parameters in IR FPAs are easily affected by the detector bias, such as : the dark current, injection efficiency, detector 1/f noise, and responsivity are affected by the detector bias. Besides, operation ability and linearity of spectral response are also affected directly by the bias. Therefore, a strict and stable detector bias control is necessary in IR FPAs.

2) Injection Efficiency and Bandwidth :

The injection efficiency is defined as the ratio of the current flowing into the readout circuit to the detector current. High injection efficiency and wide input bandwidth leads to good responsibility and readout performance. To achieve high injection efficiency and wide bandwidth, the input impedance of the interface circuit should be lower than the shunt resistance of IR detectors.



3) Charge Storage Capacity :

In most readout structures of IR FPAs, the photon is accepted and transferred to current by the sensor array. The transferred current flows into the integrating capacitor and transferred to voltage output. Therefore, the charge storage capacity is determined by both background and dark current levels of IR detectors as well as the value of integrating capacitor. High charge storage capacity can be achieved by keeping background and dark currents small and using a large integrating capacitor. Although, bigger capacitance value makes the charge storage capacity much better, but the capacitance is limited by pixel size and the chip area of readout circuit.

4) Noise :

Noise in the image sensor system can be separated typically into two types: random noise and pattern noise. Random noise varied temporally and is not constant from frame to frame in the image sensor system. And the pattern noise is divided into two components, one

is fixed pattern noise (FPN) and the second one is the photo-response nonuniformity (PRNU). There are many reasons cause the FPN such as dimensions, doping concentration, and contamination of photo-detectors and the characteristics of threshold voltage, width, and length in MOSFETS. And the PRNU noise comes from the thickness of layers on the top of photo-detectors and wavelength of illumination. These noises in the CMOS in the image sensor system are briefly discussed below.

i) Random Noise:

Ideally, if every pixel in the image system is illuminated the light in the same intensity level, the output of each pixel should be the same. In practice, the output from a specific pixel will vary with time due to some noise sources such as: thermal noise, charge trapping, and 1/f noise in the devices which comprise the entire image system. Photonic shot noise is usually not included in this category, although this also contributes to noise at the output. Random noise is typically stated in terms of input-referred equivalent electrons, i.e., the root mean square (rms) output voltage noise divided by the conversion gain.

(ii) Fixed-Pattern Noise:

Fixed-pattern noise (FPN) is the fixed (constant in time) variation between pixel outputs under spatially uniform illumination. Fixed-pattern noise is typically due to random or mask-induced mismatches in device parameters such as threshold voltage, trap density, and parasitic capacitance. FPN is usually a function of illumination, and can be written as the sum of a gain term and an offset term for an imager with a linear response characteristic. Offset FPN is constant over illumination, and gain FPN is proportional to illumination. FPN consists of components that describe variation between columns, and variation between pixels in a single column. Column FPN is the standard deviation of the column-average pixel output values in a time-average, uniformly illuminated frame. The column FPN is expressed as :

$$\text{FPN (column)} = \sqrt{\frac{\sum_{j} (\overline{P_j} - \overline{P})^2}{j-1}} \tag{2.1}$$

Where $\overline{P_j}$ is the average pixel value in column j and $\overline{P}$ is the average pixel value in the frame. Since a column FPN calculation requires multiple columns, j > 1. Pixel FPN is the standard deviation of pixel output values after column FPN has been removed. In order to calculate pixel FPN, multiple pixels are required. The pixel FPN is expressed as

$$\text{FPN (pixel)} = \sqrt{\frac{\sum_{i,j} (\overline{P}_{i,j} - \overline{P}_j)^2}{i \cdot j - 1}} \tag{2.2}$$

where i • j > 1.

(iii) Reset Noise :

If the diffusion of the photodiode is reset through a MOSFET, this is equivalent to a capacitance being charged through the resistance of the MOSFET channel. The rms (root-mean-square) noise voltage can be expressed as :

$$\langle V_{rms} \rangle = \sqrt{\frac{kT}{C}} \tag{2.3}$$

where k is the Boltzmann constant, T is temperature, and C is the capacitance of photodiode. The reset noise is generally called “KTC” noise.

(iv) Thermal Noise:

Thermal noise is due to the random thermal motion of the electrons and is unaffected by the presence or absence of direct current. And it is a white noise which means the noise power is constant over all frequencies. For a resistor, the thermal noise rms voltage can be expressed as :

$$\langle V_{rms} \rangle = \sqrt{4kTBR} \tag{2.4}$$

where B is the noise bandwidth and R is the resistor. Since the thermal noise covers the entire frequency range, the bandwidth determines the actual amount measured.

(v) Shot Noise :

Shot noise is another kind of white noise that arises from the discrete nature of the electrons, for example, the random arrival of particles of charge. This is the result of the random generation of carriers such as thermal generation within a depletion region (i.e. shot noise of dark current) or the random generation of photon-electrons, and always associated with the direct-current flow through the device.

(vi) Flicker (1/f) Noise :

The flicker noise occurs at any junction, including metal-to-metal, metal-to-semiconductor, semiconductor-to-semiconductor, and conductivity fluctuation. And it is associated with a flow of direct current. The flicker noise arises mainly in amplifier circuits where there are numerous such contacts. At low frequency, flicker noise can be the dominant component, but it drops below thermal noise at higher frequency.

5) Dynamic Range :

The dynamic range is defined as the ratio of maximum charge capacity to noise floor. The required dynamic range of IR FPAs is determined by the ratio of the brightest signal level to the weakest. Larger dynamic range is preferred but limited by storage capacitance, linearity, and noise level.

6) Readout Rate :

The readout rate is chosen according to the specific IR system requirement and limited by the allowable chip power dissipation, the total array size as well as the circuit operation speed. As the array size becomes large, the loading of the output stage will become large at the same time, and the readout rate decreases. Therefore, suitable trade-off should made between array size and the readout rate. In general, a higher readout rate is needed for multiple sampling applications in image compensation function. Higher readout rate is also

needed to avoid the saturation of the signal after integration.

7) Integration Time :

Like the readout rate, the integration time is chosen according to the application consideration. In general, the saturation frequency of the integrating capacitor and the detector sensitivity determine the proper length of integration time. Longer integration time produces higher output swing. But, if the integration time is chosen too long, the transferred output voltage of the integration will saturate. For this reason, suitable trade-off should be made between the integration time and the output swing.

8) Array Size and Pitch :

The array size and pitch are usually chosen according to the IR FPA technology, and the specific application. Higher image resolution requires larger array size and smaller pixel pitch. If the pixel pitch is larger, the room for readout circuit becomes bigger. Therefore, exquisite structure of readout circuit can be made to improve the total readout performance. However, a larger pixel size is needed to increase the integration capacitance and improve the performance of charge capacity and dynamic range. Thus optimal design trade-off should be made between the application flexibility and resolution performance.

9) Power Dissipation :

This is a typical requirement in the applications of the IR FPA using photon detector instead of thermal detector. Power dissipation of IR FPA system can be divided into two parts: analog circuit and digital control circuit. Usually, the power dissipation will be dominated by the analog circuit, especially from the output stage. Power dissipation is limited by the heat loading of the cryogenic cooling system which determines the system cost. When the array size becomes larger, the power dissipation will become larger at the same time. Therefore, proper trade-off should be made between power dissipation and array size.

10) Operating Temperature :

The operating temperature is determined by the detected wavelength range and the

material of IR detectors. For each detector, there is a unique operating temperature.

It is important to determine the operational requirements in the design of an IR FPA for specific applications. A complete analysis of operational parameters like IR background radiation level, spectral response band, operating temperature, detector structure, signal contrast ratio, sensitivity, and resolution should be set before the design trade-off. Therefore, all the operational requirements discussed above have unique optimized orientations for IR image systems in different applications.

2.2 CMOS READOUT TECHNIQUE FOR IR IMAGE

The IR FPAs system can be separated into two important parts which are the readout circuit electronics and the IR detector array. Readout electronics is deigned to support a good interface between IR detector and the following signal processing stage. The performance of the entire IR image system will be bad if the readout circuit is not well designed. For specific IR FPAs with different materials and structures, different circuit techniques have been discussed. The readout circuit techniques based on silicon CMOS VLSI technology will be discussed in the following discussed.

Recently, the trend of developing IR image system is the reducing pixel pitch with increasing array size and higher resolution. Moreover, the total power dissipation of the entire IR FPA system is limited with different applications. With the elements mentioned above, there are two major factors often put constraints on circuit design space and circuit complexity. Thus the design of IR FPA readout electronics requires a trade-off between circuit performance and complexity.

Some simple readout structures like source-follower per detector (SFD), direct injection (DI), and gate-modulation input (GMI), are still commonly used in large staring IR FPAs because of the small pixel area and power consumption. In addition, more complex circuit techniques like buffered direct injection (BDI)] and buffered gate modulation input (BGMI)

have been developed to improve the important parameters of the IR image system such as excellent bias control, high injection efficiency, linearity, and noise performance. Simple and high-performance circuit techniques have been a challenging work in the design of readout circuits for IR FPAs.

In the following section, some of the commonly used CMOS readout techniques as well as the state-of-the-art structures will be reviewed.

1) Source-follower per Detector [13]:

A simple readout circuit called the source-follower per detector (SFD) is shown in Fig. 2.3 where a NMOS source-follower composed by MNI and MNL, a PMOS gate M-Rst as the reset path, and a multiplexing NMOS device M-Sel as the selection control switch are used in each cell. The integration capacitance is the summation of detector shunt capacitance $C_{detector}$ and all the parasitic capacitance from the input node to ground of the SFD. The integration capacitor is reset to high by the reset MOS M-Rst then discharged by the photocurrent $I_{detector}$. After one integration period, the cell voltage signal is sampled to the output stage serially through the device M-Sel controlled by the clock Select. The simple structure of the SFD makes it suitable for the applications of high density, large format, and low power IR FPA. However, since the photon excited carrier charges are integrated on the input node capacitance of the detector directly, the detector bias voltage changes through integration. It can result in variations of detector characteristics and non-linearity of readout current, which limit the application of SFD. Moreover, the SFD is susceptible to KTC noise induced by the integration-and-reset function and fixed pattern noise (FPN) caused by the process-dependent threshold voltage variations. Usually, a correlated double sampling (CDS) stage is used to reduce the KTC noise of the SFD readout circuit.



Fig. 2.3. The source follower per detector (SFD) readout circuit.

E S A

2) Direct Injection [14]:

Another simple readout circuit called the direct injection (DI) is shown in Fig. 2.4. In the DI circuit, a common-gate PMOS device M_{DI} is used to bias and sense the current photo of the IR detector. The detector current $I_{detector}$ passing through the gate M_{DI} is further integrated on the integration capacitor C_{int} which can be reset by the NMOS device M-Rst. The integrated voltage on C_{int} is sample to the output stage through the PMOS source follower MPI and the multiplexing device M-Sel controlled by the clock *Select*. In the DI circuit, a better bias control than the SFD during integration is supported by the common gate device M_{DI}. Like the SFD circuit, the DI circuit has a simple structure and no active power dissipation. This makes it suitable for high-density IR FPA applications. The injection efficiency of a readout circuit is defined as the ratio of the current flowing into the readout circuit to the detector photocurrent $I_{detector}$. The injection efficiency of the DI is determined by the ratio of detector shunt resistance to input resistance of M_{DI}. Thus a lower input resistance

means a higher injection efficiency and better detectivity. Since the input resistance of the PMOS device M_{DI} is proportional to its overall current including the background current level. Thus, the DI is not suitable for the applications of low-background IR image readout. Moreover, a stable and low noise dc bias V_{DI} is needed in the DI circuit. Both threshold voltage non-uniformity and KTC noise are still problems of the DI readout circuit.



Fig. 2.4. The direct injection (DI) readout circuit.

3) Buffered Direct Injection [15]:

A more complex readout circuit called the buffered direct injection (BDI) circuit is shown in Fig. 2.5 where the circuit structure is similar to the DI except that an additional inverted gain stage with the gain -*A* is connected between the gate node of the common-gate input device M_{BDI} and detector node. The input impedance can be decreased by a factor of *A* due to the negative feedback structure. Thus, the injection efficiency is increased to near unity. Usually, the inverted gain stage can be implemented by differential pair or inverter. The detector bias control of the BDI is more stable than those of SFD and DI due to the virtual-short property of the gain stage. Besides, the source voltage of M_{BDI} can be tuned by adjusting V_{com}, thus the bias of the IR detector can be turned to get a stable photo current. Moreover, both equivalent input referred noise and operational bandwidth can also be

improved as compared to the DI circuit by this inverted gain stage. Since the detector bias is controlled by the input voltage V_{com} of the differential pair instead of V_{DI} and gate-to-source voltage of M_{DI} in the DI circuit, both threshold voltage non-uniformity problem and strict low-noise bias requirement of the DI are immune. However, the additional gain stage consumes active power during integration. For large size IR FPA system, this additional power will be a problem. This additional power loading can be reduced by proper design of the gain stage with low bias current. The photo current through M_{BDI} flows into C_{int} and transferred to voltage, then sampled to the output stage by M_{PI} and M_{SEL} with control signal controlled *Select*. Generally, the BDI is suitable for those applications which require high readout performance and can afford additional circuit complexity, chip area, and power dissipation.



Fig. 2.5. The buffered direct injection (BDI) readout circuit.

4) Gate Modulation Input [16]:

The conventional gate modulation input (GMI) structure is composed with the IR detector, a current mirror which mirrors and amplifies the photo excited current and a integration capacitance C_{int} as shown in Fig 2.6. The detector absorbs the infrared flux and generates photo current. The photo excited current flows into M_{load} of the current mirror and amplified by M_{input}. The amplified current then flows into the integration capacitance and

transferred it to output voltage.

The effective injection efficiency (or current gain) $A_{I.\mathrm{GMI}}$ of this structure which is the current ratio between the drain current of the input MOSFET of the current mirror (M_{input}) and the drain current of the load MOSFET multiplies $\eta_{inj.\mathrm{DI}}$ which is the injection efficiency of the direct injection (DI) readout structure, and the detector bias V_D can be expressed as:

$$A_{I.\mathrm{GMI}} = \frac{\Delta I_{\mathrm{input}}}{\Delta I_{\mathrm{photo}}} = \frac{g_{m.\mathrm{input}}}{g_{m.\mathrm{load}}} \eta_{inj.\mathrm{DI}} \tag{2.5}$$

$$\eta_{inj.\mathrm{DI}} = \frac{g_{m.\mathrm{load}} \mathrm{R_D}}{1 + g_{m.\mathrm{load}} \mathrm{R_D}} \tag{2.6}$$

$$\mathrm{V_D} = \mathrm{V_{sub}} - \mathrm{V_{GS.Mload}} - \mathrm{V_{source}} \tag{2.7}$$

where $g_{m.\mathrm{input}}$ is the transconductance of the input MOSFET M_{input} under input background current bias as well as the $g_{m\cdot\mathrm{load}}$, R_D is the detector shunt resistance, V_{sub} is the detector N-node bias (N-on-P type PV detector), $V_{GS.Mload}$ is the gate-to-source voltage under input background current bias, and V_{source} is the external adjustable source node voltage. The current I_{load} and the gate-to-source voltage $V_{GS.Mload}$ of the load device M_{load} can be expressed as

$$I_{\mathrm{load}} = K_{\mathrm{load}} \left(\mathrm{V_{GS.Mload}} - \mathrm{V_T} \right)^2 \tag{2.8}$$

$$\mathrm{V_{GS.Mload}} = \sqrt{\frac{I_{\mathrm{load}}}{K_{\mathrm{load}}}} + \mathrm{V_T} \tag{2.9}$$

where K_{load} is the transconductance parameter of the MOS device and V_T is the threshold voltage of $M_{load.}$ From eqs. (2.7) and (2.9), the detector bias V_D can be expressed as

$$\mathrm{V_D} = \mathrm{V_{sub}} - \sqrt{\frac{I_{\mathrm{load}}}{K_{\mathrm{load}}}} + \mathrm{V_T} - \mathrm{V_{source}} \tag{2.10}$$

It is shown from Eq. (2.10) that the detector bias is sensitive to the adjustable source voltage V_{source} noise and threshold-voltage variations. Since the detector shunt resistance R_D is sensitive to the detector bias V_D, the injection efficiency is also sensitive to V_{source} and

threshold voltage variations as may be seen from Eqs. (2.6) and (2.7). To obtain a stable injection efficiency, a strict control on both V_{source} and threshold voltage uniformity is required.

Using Eqs. (2.8) and (2.9) and the relation $V_{G.Minput} = V_{GS.Mload} + V_{source}$, the mirrored current I_{input} can be represented as

$$\begin{aligned} I_{input} &= K_{input}\left(V_{GS.Mload} + V_{source} - V_T\right)^2 \\ &= K_{input}\left(\sqrt{\frac{I_{load}}{K_{load}}} + V_{source} + V_T - V_T\right)^2 \end{aligned} \tag{2.11}$$

Thus we have

$$\sqrt{I_{input}} = \sqrt{K_{input}}\left(\sqrt{\frac{I_{load}}{K_{load}}} + V_{source}\right) \tag{2.12}$$

Since the transimpedance $g_m = 2\sqrt{KI}$, the transimpedance ratio between M_{input} and M_{load} is

$$\begin{aligned} \frac{g_{m.input}}{g_{m.load}} &= \sqrt{\frac{K_{input}}{K_{load}}}\frac{\sqrt{I_{input}}}{\sqrt{I_{load}}} \\ &= \sqrt{\frac{K_{input}}{K_{load}}}\sqrt{K_{input}}\left(\frac{1}{\sqrt{K_{load}}} + \frac{V_{source}}{\sqrt{I_{load}}}\right) \end{aligned} \tag{2.13}$$

As may be seen from Eqs. (2.13) and (2.5), the value of the current gain $A_{I.GMI}$ has a wide range of several orders of magnitude depending on the IR detector background current. The smaller the current is, the higher the current gain. This means an adaptively controlled current gain. Moreover, the current gain also depends on $\eta_{inj.DI}$ and V_{source}. Thus the current gain can be additionally adjusted by V_{source}.

However, it is shown in Eq (2.6) that the GMI circuit, like the DI readout structure, needs a large detector shunt resistance to achieve high injection efficiency and thus a high current gain. Since the injection efficiency is sensitive to V_{source} and threshold voltage variations, so is the current gain. From Eqs (2.5) and (2.13), it can be shown that the GMI circuit is susceptible to fixed-pattern-noise due to threshold-voltage variations in the

transistors M_{load} and M_{input} causing the current gain to vary from one cell to another. To obtain a large total dynamic range in the GMI circuit, the current gain should be kept high and uniform. This leads to strict requirements on MOSFET threshold-voltage uniformity and extremely low noise of the dc bias V_{source} which are difficult to control. From Eq (2.7), it is shown that the detector bias V_D is sensitive to the existence of the noise of V_{source}. If the detector bias is not identical from cell to cell, the photon excited current will not be stable. Therefore, the performance of linearity will be bad.



Fig. 2.6. The gate modulation input (GMI) readout circuit.

From the discussion above, the properties of the GMI structure are obtained. The advantages are :

1) The current mirror amplifies the photo excited current, therefore the GMI can achieve high injection efficiency.

2) Due to the simple structure, the pixel pitch can be very small to extend the array size larger.

3) The current gain can be adjusted to suitable value according to the current level by the external adjustable V_{source}.

And the drawbacks of the GMI are :

1) The injection efficiency (or current gain) is affected by the threshold voltage variation and the noise of the adjustable $V_{source,}$ and the linearity is affected at the same time.

2) From eq (2.7), it is shown that the bias of the detector varies with the level of the excited photo current and the noise of noise of the adjustable V_{source}. Therefore, the linearity will be affected by this factor.

5) Buffered Gate Modulation Input (BGMI) [17] :

The buffered gate modulation input (BGMI) structure is improved from GMI. Fig. 2.7 shows the circuit of BGM readout structure. The main differences from GMI are 1. the amplifier connected between the detector and the current mirror. The amplifier is connected as negative feedback type. By applying V_{com} to the amplifier, the detector bias will keep stable to improve the linearity, 2. the current mirror with adaptive gain control and is not sensitivity to source noise.

The effective current gain $A_{I.BGMI}$ of the BGMI circuit, the injection efficiency $\eta_{inj.SBDI}$ of the SBDI readout structure , and V_D are

$$A_{I.BGMI} = \frac{\Delta I_{input}}{\Delta I_{photo}} = \frac{g_{m.input1}}{g_{m.load1}} \eta_{inj.SBDI} \tag{2.14}$$

$$\eta_{inj.SBDI} = \frac{(1+A) g_{m.load1} R_D}{1+(1+A) g_{m.load1} R_D} \tag{2.15}$$

$$V_D = PV_{sub} - V_{com} \tag{2.16}$$

where A is the gain of the amplifier and V_{com} is the common input bias. As may be seen from Eq (2.14), high injection efficiency can be achieved with a smaller R_D requirement as compared to that in the GMI circuit. Moreover, the injection efficiency is not sensitive to threshold voltage variations and noise of the source bias voltage. The detector bias V_D is independent of the MOS threshold voltage and any source bias voltage as in Eq. (2.16). Besides, V_D is adjustable by adjusting $V_{com.}$ Unlike the GMI circuit, the threshold non-uniformity and source-bias-voltage noise have no effect on the detector bias.

As seen from Eq. (2.14), the current gain is equal to the transconductance ratio between M_{input1} and M_{load1}. To increase the current gain, $g_{m.input1}$ should be larger than $g_{m.load1}$. To achieve this without any external bias voltage, shorter channel length is used in M_{input} whereas narrower channel width is used in M_{load}. Due to short-channel and narrow width effects, the threshold voltage of M_{load1} is greater than that of M_{input1}. With the arrangement of ΔV_T, the transconductance ratio in Eq. (2.14) can be similarly derived as

$$\begin{aligned} \frac{g_{m.\mathrm{input}}}{g_{m.\mathrm{load}}} &= \sqrt{\frac{K_{\mathrm{input}}}{K_{\mathrm{load}}}}\frac{\sqrt{I_{\mathrm{input}}}}{\sqrt{I_{\mathrm{load}}}} \\ &= \sqrt{\frac{K_{\mathrm{input}}}{K_{\mathrm{load}}}}\sqrt{K_{\mathrm{input}}}\left(\frac{1}{\sqrt{K_{\mathrm{load}}}}+\frac{\Delta V_T}{\sqrt{I_{\mathrm{load}}}}\right) \end{aligned} \tag{2.17}$$

The threshold voltage difference ΔV_T is geometry dependent and thus is very stable. From Eq. (2.17), the current gain increases as the load current increases and decreases while as the load decreases, therefore achieve the adaptive current gain control. Unlike the GMI structure, no strict source bias voltage control is required in the BGMI circuit. The current gain of BGMI circuit is immune to threshold non-uniformity and noise of the source bias voltage. This high front-stage current gain makes the downstream circuit and system noise contribution extremely low. It results in a low input referred noise. Moreover, BGMI circuit can operate with a larger integration capacitance compared to DI and BDI and still obtain low noise performance and high charge detection sensitivity.

The integration capacitance is connected to the input MOSFET M_{input} through a row select device. In the integration period, the drain voltage of M_{input} will not be identical. Therefore, the current gain of the current mirror will not keep constant, thus the linearity decrease. Besides, the integration capacitance is shared for each column, the value of the capacitance should be chosen large to eliminate all the parasitic capacitance of the connecting node of the integration capacitance and all the row select switches. With the larger value of integration capacitance, the readout rate decreases.

From the discussion above, the characteristics of BGMI are obtained. The BGMI not only keeps the advantages of GMI such as high injection efficiency, low noise, but also has more benefits like fixed detector bias control and adaptive gain control. However, this structure still suffers from some problems such as: the variation of current gain due to the voltage on the integration and the limited readout rate.



Fig. 2.7. The buffered gate modulation input (BGMI) readout circuit.

Chapter 3

ARCHITECTURE AND CIRCUIT DESIGN

3.1 THE IMPROVED BUFFERED GATE MODULATION INPUT (BGMI)

In order to design a high performance readout chip to combine with the detector array developed by Chunghwa Telecom Lab, an improved buffered gate modulation input (BGMI) structure is proposed. The whole IR image system will operate in room temperature. The proposed improved BGMI not only keeps the benefits of the conventional GMI and BGMI structure such as high injection efficiency, low input referred noise, small pixel pitch, but also solves the problems of these structures. There are two major parts of the readout circuit, the analog circuits and the digital control circuits. The design of the circuits will be discussed in the following sections.

3.1.1 Analog Circuit

Fig 3.1 shows the architecture of the analog circuits. The analog circuits are the main signal processing stage. There are three important parts of the analog circuits in the proposed structure which are: the unit cell, the correlated double sampling (CDS) stage and the dynamic discharge output stage as the common output stage. The negative feedback amplifier is separated into two parts: half of the amplifier is shared by each row as the common left half and the other half is contained in every single pixel. By this arrangement the chip area and the power dissipation will decrease. Every unit cell will combine with the detector by an indium bond. When the detector absorbs infrared flux, the photo-generate current flows into the

current mirror in the unit cell. Then the mirrored and amplified current flows into the integration capacitance and transferred to voltage. The integrated signals from pixels in the same row are sampled to the CDS stages one row at one time controlled by the vertical row select logic. There are 64 CDS stages, each of them is shared by one column. The selected CDS signal is sampled to the common output stage column by column.



Fig 3.1 The architecture of analog part in the improved BGMI readout chip

3.1.1.1 The Unit Cell

Fig 3.2 shows the unit cell combines with the common left half. The amplifier is connected as negative feedback type; therefore the bias voltage of the detector is fixed and is adjustable by adjusting Vcom. Besides, as the conventional BGMI structure, the applying of the amplifier makes the injection efficiency increase substantially as mentioned in chapter 2.

The input referred noise of the input stage as shown in Fig 3.3 is given by the superposition of the OP input gate referred noise voltages e_{n1}^2 and the noise voltage of the input MOS devices e_{n2}^2 .[18]. The input referred noise current generated by e_{n1}^2 is

$$i_{n1}^2 = \frac{e_{n1}^2}{R_D^2} \qquad (3.1)$$



Fig 3.2 The unit cell in the improved BGMI

The input referred noise current generated by e_{n2}^2 is

$$i_{n2}^{\ 2} = g_{mi}^{\ 2} e_{n2}^{\ 2} \left(\frac{1 / (1+A) g_{mi}}{R_D + 1 / (1+A) g_{mi}} \right)^2 \tag{3.2}$$

$$\approx \frac{e_{n2}^{\ 2} / (1+A)^2}{R_D^{\ 2}} = \frac{e_{n2}^{\ 2}}{(1+A)^2 R_D^{\ 2}} \tag{3.3}$$

The total input referred noise current of the input stage is given by summing Eqs (3.1) and (3.3) as :

$$i_{n,total}^{\ 2} = i_{n1}^{\ 2} + i_{n2}^{\ 2} = \frac{e_{n1}^{\ 2}}{R_D^{\ 2}} + \frac{e_{n2}^{\ 2}}{(1+A)^2 R_D^{\ 2}} \approx \frac{e_{n1}^{\ 2}}{R_D^{\ 2}} \tag{3.4}$$

The gate referred noise voltage source of a MOSFET can be represented as [19]

$$e_n^{\ 2} \approx \frac{8}{3}\frac{kT}{g_m}\Delta f \tag{3.5}$$

The transconductance of MOSFET is proportional to its operation current. By minimizing the device sizes of the OP stage, the total input referred noise is very small. Therefore the noise performance will be good.



Fig 3.3 The noise model and equivalent circuit of the improved buffered gate modulation input (BGMI) stage

In the conventional BGMI, the input MOS of the current mirror is connected to the integration capacitance directly. During the integration period, the voltage of the integration capacitance is not constant; this means the drain to source voltage of the input MOSFET varies with time. Therefore, the current gain of this current mirror will not be constant during the integration period. This effect comes from the Early effect and the linearity of this system will be lower down by this effect. In the improved BGMI structure, high swing cascode current mirror is used to eliminate the Early effect. With proper design of sizes of the devices M_{nload1} and $M_{ninput1}$, the voltage of node A and node B would be very close. Therefore the Early effect can be eliminated, and the current gain and system linearity will improve by the arrangement.

In order to increase the readout rate, each cell contains one integrate capacitance. By this

arrangement, the value of the total parasitical capacitance of the connection node of the integration capacitance is much smaller than that in conventional BGMI. Due to the decrease of the integration capacitance, the size of the current mirror will decrease at the same time. Therefore the new structure can achieve higher readout rate with smaller pixel area. In this thesis, the adaptive gain control property is not used. Due to the operating range of the detector, the current mirror operates in subthreshold region.

The drain of MOSFET in subthreshold region [20]

$$I_D = \frac{W}{L} I_t \exp(\frac{V_{GS} - V_{th}}{nV_T})[1 - \exp(-\frac{V_{DS}}{V_T})] \quad (3.6)$$

$$: It = qXD_n n_{po} \exp(\frac{k_2}{V_T}) \quad (3.7)$$

Where: W,L : device size

q : electron charge

X : the channel depth

D_n : diffusion constant

n_{po} : the equilibrium concentration of electrons in the substrate

Therefore the transconductance of MOS in subthreshold region:

$$gm = \frac{W}{L} \frac{I_t}{nVT} \exp(\frac{V_{GS} - V_{th}}{nVT})[1 - \exp(-\frac{V_{DS}}{V_T})] \quad (3.8)$$

From Eq. (3.8) it is shown that the transcoductance varies with V_{DS}. The integration capacitance of simple current mirror is connected to the drain of the input MOS. During the integration period, the voltage of the integration capacitance varies with time. Therefore, the transconductance of the input MOS is not fixed. In order to keep the transconductance constant, high swing cascade current mirror is used as shown in Fig 3.2. For proper choice of the device sizes, the drain to source voltages of M_{load} and M_{input} are almost the same. Therefore the transconductances of the MOS devices are constants.

For simplifying we ignore the effect of $V_{DS,}$ the transconductance is rewrote as:

$$gm = \frac{W}{L}\frac{I_t}{nVT}\exp(\frac{V_{GS} - V_{th}}{nVT}) \qquad (3.9)$$

The current gain of the cascode current mirror is the ratio between the transconductances of M_{load} and M_{input} as shown below:

$$\frac{g_{m,input}}{g_{m,load}} = \frac{(\frac{W}{L})_{input}}{(\frac{W}{L})_{load}}\exp(\frac{V_{GS} - V_{th,input} - V_{GS} + V_{th,load}}{nV_T}) \qquad (3.10)$$

$$\rightarrow \frac{g_{minpu_t}}{g_{mload}} = \frac{(\frac{W}{L})_{input}}{(\frac{W}{L})_{load}}\exp(\frac{\Delta V_{th}}{nV_T}) \qquad (3.11)$$

The integration capacitance is chosen small to increase the readout rate. The detailed device sizes of the unit cell are list in table 3.1.

Device	W/L (um/um)
Mpu1 Mps1	0.5/2.5
Mpu2 Mps2	0.5/0.7
Mnu1 Mus1	1/1.8
Mpbuff	1/1
Mnload0 Mnload1	1.2/0.4
Mninput0 Mninput1	0.9/0.4 M=8
Mpreset	1/0.5
Cint	8fF
Vcas	0.8V

Table 3.1 The device parameters of the unit cell

3.1.1.2 Correlated Double Sample (CDS) Stage

In the correlated double sample(CDS) stage, as shown in Fig. 3.4, the NMOS M_{ncds2} with the dc gate bias V_{bn} = 1V is the NMOS current source load of the source follower M_{ncds1} when

the row switch is ON. The correlated double sampling (CDS) function is realized by the MOS switch M_{nrsel} and M_{prsel}, the clamp device M_{nclp}, and the AC coupling capacitor C_{cds}. The PMOS devices M_{pcds1} and M_{pcds2} form a P-type source follower and the gate voltage of M_{pcds1} is control by a clock with high level of 3V. The M_{pcds1} of Nth column is turn on when Nth column is selected. By this arrangement the power dissipation can be reduced substantially.



Fig 3.4 The correlated double sampling (CDS) in the improved BGMI

The CDS function of the common output stage is described below. At time T_1, the row switch is on and the clamping clock V_{clamp} is high and the clamp device M_{nclp} is on. The first sampled voltage signal is charged on the coupling capacitor C_{cds} and the voltages of V_1 and V_2 at time T_1 are

$$V_1(T_1) = V_{dd} - V_{\text{int}} - V_{GSN} \tag{3.12}$$

$$V_2(T_1) = 0 \tag{3.13}$$

where V_{int} is the integrated voltage signal on the capacitor and V_{GSN} is the voltage drop of the N-type source follower composed of the devices M_{ncds1} and M_{ncds2}.

At time T_2, the clamp device Mclp is turned off before the internal integration capacitor

is reset. Then the integrated node is reset to V_{dd} and the second sampled voltage $V_1(T_2)$ becomes

$$V_1(T_2) = V_{dd} - V_{GSN} \tag{3.14}$$

Since the charges on the coupling capacitor C_{cds} is the same at T_1 and T_2. From Eqs. (3.12), (3.13) and (3.14), we have

$$C_{AC}\left[V_1(T_1) - V_2(T_1)\right] = C_{cds}\left[V_1(T_2) - V_2(T_2)\right] \tag{3.15}$$

Thus, the output signal $V_2(T_2)$ after the CDS is

$$V_2(T_2) = V_{\text{int}} \tag{3.16}$$

The net voltage $V_2(T_2)$ is sent to the P-type source follower. This realizes the CDS function. The detailed device sizes of the CDS are list in table 3.2.

The gate to source voltage of M_{ncds1}, $V_{GS,Mncds1}$ is :

$$V_{GS,Mncds1} = \sqrt{\frac{2I_{d,Mncds1}}{K_{n,Mncds1}}} + V_{th} \tag{3.17}$$

Each CDS stage is shared by 64 unit cells, by applying CDS stage the threshold variation between all the $M_{n,cds1}$ in every unit cell to improve the linearity.

Device	W/L (um/um)
Mncds1	25/0.35
Mncds2	1.5/0.35
Mnrsel	1/0.35
Mprsel	3/0.35
Ccds	300fF
Mnclp	10/0.35
Mncsel	0.5/0.35
Mpcsel	2/0.35

Table 3.2 The device parameters of the CDS

3.1.1.3 Dynamic Discharge Output Stage

Fig 3.5 shows the schematic of dynamic discharge output stage. The P-type source follower M_{pcds1} and M_{pcds2} and the N-type source follower M_{nout1} and M_{nout2} form a complementary cascaded source-follower stage. In the output buffer M_{nout1} and $M_{nout2,}$ the dynamic discharge device M_{ndyn} is used to save the static power dissipation and maintain the proper readout rate. The gate of M_{ndyn} is controlled by clamp clock. V_{clamp}. And turns on when the output signal pulled down, therefore the readout rate increased. During the readout period, clamp is low, and M_{ndyn} is turned off to save the power dissipation. The detailed device sizes of the dynamic discharge output stage are list in table 3.3.

Device	W/L (um/um)
Mnout1	125/0.35
Mnout2	5/0.35
Mndyn	20/0.35

Table 3.3 The device parameters of the dynamic discharge output stage



Fig 3.5 The dynamic discharge output stage in the improved BGMI

3.1.2 Digital part

Fig 3.6 shows the total architecture of the digital circuit. The control signals came from the digital part circuits. There are three major parts of digital circuit in this BGMI readout chip which are: the counter, the decoder and the trigger and will be discussed in the following sections.



Fig 3.6 The architecture of digital part in the improved BGMI readout chip

3.1.2.1 Counter

The 1-stage counter is composed by inverters and switches as shown in Fig 3.7. The switches are controlled by CLK and $\overline{CLK}$. The counter produces a clock signal that is twice period of the input clock. In the thesis, a 12-stage counter is used as shown in Fig 3.8.



Fig 3.7 The 1-stage counter in the improved BGMI readout chip



Fig 3.8 The 12-stage counter in the improved BGMI readout chip

3.1.2.2 Decoder

The decoders are composed by NAND gate and inverters as shown in Fig 3.9. The decoders produce the control signals which control the selection of the row and the column. The input signals come from the 12-stage counter. The output of the first 6-stage counter are the input of the column select logic and the output of the second 6-stage output are the input of the row select logic. By this arrangement, the period of the row select logic is 64 time of the period of the column select logic.



Fig 3.9 The decoder in the improve BGMI readout chip

3.1.2.3 Trigger

The trigger circuit is composed by NAND gates and NOR gates. In the system operation, the trigger produces a start-of-frame signal. As long as the start-of-frame signal is high the first pixel is selected. The trigger is shown as Fig 3.10



Fig 3.10 The trigger in the improve BGMI readout chip

3.2 THE IMPROVED BGMI CHIP OPERATION

The total architecture is shown as Fig 3.11.The clock timing waveforms of the column start signal, row select clock, and column select clock and clamping control V_{clamp} are shown in Fig. 3.12 where the clock signal has a high level of 3.3V and a low level of 0V. The readout operation of the BGMI chip is described below. When the start-of-frame signal is on, the first row is selected and the first column select V_{csel} is on, the integration voltages of the unit cell input stages of the first row are switched to the CDS stages. After an integration time controlled by the reset signal, the voltage signal of the first column in the first row is sampled to the common output stage. The integration capacitor is reset immediately after it is sampled. Then the second pixel of the first row is read out serially. After all pixels in the first row have been readout, the second row is switched to the common output stage. After the Nth column of the Nth row is selected, the12-stage counter signal is invited to form the second start-of-frame signal which the second frame starts to be readout.

The 64 x 64 improved BGMI readout chip is designed and all the simulation results are presented in chapter 4.



Fig 3.11 The total architecture of the improve BGMI readout chip



Fig 3.12 The total control clock of the improve BGMI readout chip

CHAPTER4

SIMULATION RESULTS

4.1 LAYOUT DESCRIPTION

The layout of the entire is shown as in Fig 4.1. The total chip area is 3.5 x 3.6 mm^2. The analog circuits including 64 x 64 unit cells with pads, 64 x 1 common left half circuits, 1 x 64 CDS stages, and a common output stage. The digital including 12-stage counter, row select logic, column select logic and trigger. The layout of unit cell is shown as Fig 4.2. There is a pad in each pixel to bond with the IR detector. There are pads around the 64 x 64 unit cells. These pads are connected to the substrate of the detectors and applying a substrate bias to fix the detector bias.



Fig 4.1 The Layout of the 64 x 64 improved BGMI



Fig 4.2 The Layout of the unit cell in the improved BGMI

4.2 POST-SIMULATION RESULTS

In order to show how the Early effect effects the current gain of the current gain, a comparison of pre-simulation current gain between the simple current mirror used in GMI and the high swing current mirror used in the improved BGMI as shown in Fig 4.3.

Fig 4.4 shows the voltage of the integration capacitance and Fig 4.5 shows the output voltage of the common output stage. Fig 4.6 shows the linearity of the output voltage. In order to observe how the process variation effect the linearity, the linearity of different corners is shown in Fig 4.6

The summary of the 64 x 64 improved BGMI readout chip is show as Table 4.1.



Fig 4.3 The comparison of current gain of different current mirror structure



Fig 4.4 The voltage on the integration capacitance



Fig 4.5The output voltage of the common output stage



Fig 4.6 The linearity of the output voltage.



Fig 4.7 The linearity of the output voltage of different corners

Technology	TSMC 0.35 um 2P4M CMOS
Power Supply	3.3 V
Pixel Pitch	30 x 30 um2
Integration Capacitance	8f F
Maximum Output Swing	0.75 V
Linearity	99.98 %
Power Dissipation	25 mW
Maximum Readout Rate	10 MHz
Frame Rate	2.44k frame/sec

Table 4.1 The summary of the 64 x 64 improved BGMI readout chip

4.3 DISCUSSIONS

The current gain of the high swing cascode current mirror is more stable than the current gain of the simple current mirror as shown in Fig 4.3. In order to reduce the chip area, the device size of the reset MOS, M_{preset} and the row select switches are chosen very small. Therefore at the beginning of the integration period, the integration voltage has a nonlinearity phenomenon for a short time due to the clock feedthrough of the reset clock. And the voltage drop of the row switches will be large. Therefore the maximum output voltage swing will be small. The proposed improved BGMI can achieve high linearity as shown in Fig 4.6.

CHAPTER5

CONCLUSION AND FUTURE WORKS

5.1 CONCLUSION

The improved buffered gate modulation input (BGMI) is proposed, designed and simulated. It contains a high swing cascade current mirror to increases the output range. Due to the cascode topology, the current gain is nonsensitivity to the Early effect, therefore the current gain is fix during the integration period. There is an integration capacitance in every pixel to increase the readout rate. The output stage is composed by correlated double sampling (CDS) stage and dynamic discharge output stage. The designed dynamic discharge output stage is a common output stage, and controlled by specific clock to increase the readout rate and save the power dissipation. The circuit has been designed with TSMC 0.35 μm double-poly-quadruple-metal CMOS process. The chip area is 3500 x 3600 μm^2 and includes 4096 pixels. The area of a single pixel is 30 x 30 μm^2. The linearity from post simulation can achieve more than 99%, and the power is 25mW.

5.2 FUTURE WORKS

The proposed improved BGMI is well simulated and will be fabricated and measured. After the measurement of the 64 x 64 improved BGMI readout chip, the larger array size, higher readout rate and larger operation range will be designed base on the data.

REFERENCES

[1] R. J. Dempsey, D. G. Davis, R. G. Jr. Buice, R. A. Lodder, "Biological and medical applications of near infrared spectrometry," in *Applied Spectroscopy,* vol. 50, no. 2, pp. 18A-34A, Feb. 1996.

[2] N. Itoh, K. Yanagisawa, T. Ichikawa, K. Tarusawa, and H. Kataza, "Kiso observatory near-infrared camera with a large format array," in *Proceedings of the SPIE, Infrared Technology XXI,* vol. 2552, pp. 430-437, 1995.

[3] D. A. Scribner, M. R. Kruer, and J. M. Killiany, "Infrared focal-plane array technology," in *Proc. IEEE,* vol. 79, no. 1, pp. 66-85, 1991.

[4] D. H. Pommerenig, D. D. Enders, and T. E. Meinhardt, "Hybrid silicon focal plane array development: An update," in *Proc. Soc. Pho-Opt. Instrum. Eng.,* vol. 267, pp. 23-30, 1981.

[5] J. C. Carson, "Application of advanced "Z" technology focal plane architectures," in *Proc. Soc. Pho-Opt. Instrum. Eng.,* vol. 930, pp. 164-182, 1988.

[6] E. T. Young, M. Scutero, G. H. Rieke, E. E. Haller, and J. W. Beeman, "High performance Ge:Ga arrays for the far infrared," in *Infrared Detectors and Instrumentation*, *Proc. SPIE*, vol. 1946, pp. 68-77, April 1993.

[7] V. Gopal, "Spatial noise limited NETD performance of a HgCdTe hybrid focal plane array," *Infrared Physics & Technology*, vol. 37, pp. 313-320, 1996.

[8] M. Kimata, H. Yagi, N. Yutani, K. Endo, and M. Nunoshita, "Schottky-barrier infrared focal plane arrays," *J. of the Japan Society of Infrared Science and Technology*, vol. 5, pp. 33-42, 1995.

[9] A. Tanaka, S. Matsumoto, N. Tsukamoto, S. Itoh, T. Endoh, A. Nakazato, Y. Kumazawa, M. Hijikawa, H. Gotoh, T. Tanaka, and N. Teranishi, "Silicon IC process

compatible bolometer infrared focal plane array," in *8th International Conference on Solid-State Sensors and Actuators and Eurosensors IX.,* vol. 2, pp. 632-635, 1995.

[10] J. Wolf, "Low-background far-infrared detectors and arrays," *Opt. Eng*., vol. 33, pp. 1492-1500, May 1994.

[11] I. M. Baker and R. A. Ballingall, "Photovoltaic CdHgTe - silicon hybrid focal planes," in *Proc. Soc. Pho-Opt. Instrum. Eng.,* vol. 510, pp. 121-129, 1984.

[12] Chih-Cheng Hsieh, Chung-Yu Wu, Far-Wen Jih and Tai-Ping Sun, "Focal-Plane-Arrays and CMOS Readout Techniques of Infrared Imaging Systems," to be published in *IEEE Trans. on Circuits and Systems for Video Technology*, vol. 7, pp 594-605, August 1997

[13] N. Lum, J. Asbrock, R. White, R. Kelchner, L. Lum, L. Pham, C. McCreight, M. McKelvey, R. Jr. McMurray, W. Forrest, and J. Garnett, "Low-noise, low-temperature, 256*256 Si:As IBC staring FPA," in *Infrared Detectors and Instrumentation, Proc. SPIE*, vol. 1946, pp. 100-109, April 1993.

[14] K. Chow, J. P. Rode, D. H. Seib, and J. D. Blackwell, "Hybrid infrared focal-plane arrays," *IEEE Trans. Electron Devices.* vol. 29, no. 1, 1982.

[15] P. Norton, "Infrared image sensors," *Opt. Eng.*, vol. 30, no. 11, pp. 1649-1660, 1991

[16] L. J. Kozlowski, W. V. McLevige, S. A. Cabelli, A. H. B. Vanberwyck, D. E. Cooper, E. R. Blazejewski, K. Vural and W. E. Tennant, "Attainment of High Sensitivity at Elevated Operating Temperatures with Staring Hybrid HgCdTe-on-Sapphire Focal Plane Arrays," *Opt. Eng.*, vol. 33, no. 3, pp.704-715, 1994.

[17] Chih-Cheng Hsieh, Chung-Yu Wu, Far-Wen Jih, Tai-Ping Sun and Horng Chang, "A New CMOS Readout Circuit Design for the IR FPA with Adaptive Gain Control and Current-Mode Background Suppression," in *Proc. of 1996 IEEE International Symp. on Circuits and Systems*, vol. 1, pp. 137-140, May. 1996.

[18] Chung-Yu Wu, Chih-Cheng Hsieh, Far-Wen Jih, Tai-Ping Sun and Sheng-Jenn Yang, "A New Share-Buffered Direct-Injection Readout Structure for Infrared Detector," in *Infrared Technology XIX*, *Proc. SPIE*, vol. 2020, pp. 57-64, 1993.

[19] R. Gregorian and G. C. Temes, "Noise in MOSFETs," Chap. 3 in *Analog MOS Integrated Circuits for Signal Processing*, pp.97, Wiley-Interscience, U. S. A. (1986).

[20] Paul R. Gray, Paul J. Hurst, Stephen H. Lewis, Robert G. Meyer, "Models for Integrated-Circuit Activie Devices," Chap. 1 in *Analysis and Design of Analog Integrated Circuit* ,pp.67, John Wiley & SONS, INC, U. S. A. (2001).

VITA

姓　　名：陳 煒 明

性　　別：男

出生日期：民國68年2月25日

出 生 地：台灣省新竹市

住　　址：新竹市武陵路218巷64號

學　　歷：

國立交通大學電子物理學系畢業　(86年9月–92年6月)

國立交通大學電子研究所碩士班　(92年9月–94年6月)

論文名稱：新型紅外線偵測器陣列之互補式金氧半電流讀出積體電路設計與分析

THE DESIGN AND ANALYSIS OF NEW CMOS CURRENT READOUT INTRGRATED CIRCUIT FOR INFRARED DETECTOR ARRAY