

# 國立交通大學

電子工程學系 電子研究所碩士班

碩士論文

適用於超寬頻無線通訊之高速五階轉導-電  
容濾波器設計

A High Speed Fifth Order Gm-C Filter  
For Ultra-wideband Wireless Applications

研究生:楊富昌

Fu-Chang Yang

指導教授:溫瓊岸 博士

Dr. Kuei-Ann Wen

溫文燦 博士

Dr. Wen-Shen Wuen

中華民國九十四年六月

適用於超寬頻無線通訊之高速五階

轉導-電容濾波器設計

A High Speed Fifth Order Gm-C Filter

For Ultra-wideband Wireless Applications

研究生:楊富昌

Student : Fu-Chang Yang

指導教授:溫瓊岸 博士

Advisor : Dr. Kuei-Ann Wen

溫文燦 博士

Dr. Wen-Shen Wuen

國立交通大學

電子工程學系 電子研究所碩士班

碩士論文

A Thesis

Submitted to Department of Electronics Engineering & Institute of Electronics

**College of Electrical Engineering and Computer Science**

National Chiao Tung University

In Partial Fulfillment of the Requirements

for the Degree of

Master

in

Electronic Engineering

June, 2005

HsinChu, Taiwan, Republic of China

中華民國 九十四年六月

# 適用於超寬頻無線通訊之高速五階 轉導-電容濾波器設計

學生：楊富昌

指導教授：溫瓌岸 博士

溫文燊 博士

國立交通大學

電子工程學系 電子研究所碩士班



本論文完成一適用於超寬頻無線通訊之濾波器設計，以五階 elliptic 低通濾波器來達成最窄的過渡頻帶(transition band)，整個濾波器是用轉導、電容組成並採取低敏感度的 LC 階梯型電路，其中轉導電路使用對稱及非對稱差動對來改善線性度，以及負電阻技巧來增加差模輸出電阻，濾波器之全諧波失真(Total Harmonic Distortion)在 0.52V 峰對峰訊號下有-40dB，輸入相關雜訊電壓為 211.8uVrms，當考慮 20MHz 輸入訊號時，動態範圍(Dynamic Range)為 58.4 dB，消耗的功率在 1.8-v 的供應電壓下為 32.25mW 其中包括 12.1mW 的輸出緩衝器，質優值(Figure-of-Merit)為 59.75dB，此設計是以聯電 0.18 微米製程來實現，為了方便量測，整個電路是採用矽品所提供之 QFN 系列包裝，並以印刷電路板做為量測模組，量測結果頻寬為 226MHz，增益為-4.07dB 通帶起伏(ripple)為 1.32dB，功率消耗為 43.2mW。

# High Speed Fifth order Gm-C Filters

## For Ultra-wideband Wireless Applications

Student : Fu-Chang Yang

Advisor : Dr. Kuei-Ann Wen

Dr. Wen-Shen Wuen

*Department of Electronics Engineering*

*Institute of Electronics*

*National Chiao Tung University*



A 5<sup>th</sup> order CMOS high frequency elliptic low pass filter is designed to achieve narrowest transition band. The filter is composed of Gm blocks and capacitances. The symmetrical & unsymmetrical differential pair increases Gm linearity, and negative impedance increases Gm differential output resistance. The total harmonic distortion (THD) of this filter is -40dB within 0.52Vp-p. Input-referred noise is 211.8uVrms. Dynamic range is 58.4dB for 20MHz input. The power consumption of filters is 32.25mW (include 12.1mW output buffer) from 1.8V supply. The figure-of-merit for the filter is 59.75dB. The filter is implemented in UMC 0.18- $\mu$ m CMOS technology and has been packaged in SPIL QFN20 which is mounted on PCB board in favor of measurement. The  $f_{3dB}$  is 226MHz and gain is -4.07 dB with 1.32 dB passband ripple. The power dissipation of this filter is 43.2mW.

# 誌謝

很高興能夠順利完成這篇畢業論文，我要感謝我的指導教授溫瓌岸博士，在求學態度及研究問題的方法上對我的教導，使我獲益良多，並且提供豐富的研究資源來幫助我的研究，使得這篇論文能夠順利如期的完成。此外我也很感謝高曜煌教授、詹益仁教授與陳巍仁教授能撥冗擔任我的口試委員，耐心聆聽與指教，並提供寶貴意見，使得本論文得以更加完整。

感謝實驗室溫文燊學長、周美芬學姊、陳哲生學長和鄒文安學長等人提供我在量測以及學業上指導，讓我受益良多。感謝在實驗室和同學建銘、兆鈞、格輝、相霖、皓名彼此地討論，以及和學弟志德、俊憲、振威、懷仁、書瑋、彥凱互相砥礪，讓研究生涯充滿歡樂與回憶。

還有我要感謝的是聯華電子公司、矽品精密工業、新復興微波通訊和所有幫助過我順利生產、量測晶片的人。若不是有這麼多人的幫助，這篇論文不可能如期完成，在此我誠摯地對這些幫助過我的人表達我的謝意。

最後我要感謝我的家人，他們無怨無悔的付出與鼓勵，使我求學過程中無後顧之憂，僅以此論文與我的家人及好友分享我的收穫與喜悅，願他們永遠平安、順心。

誌于 2005

楊富昌

# Contents

Abstract.....	I
致謝.....	III
Contents.....	IV
List of Tables.....	VIII
List of Figures.....	IX

## Chapter1.

Introduction.....	1
1.1 Motivation.....	2
1.2 Specification.....	3
1.3 Organization.....	4



## Chapter2.

Overview of High Frequency Filters.....	5
2.1 Terminology.....	5
2.2 Elliptic Filter Realization.....	9
2.2.1 Active RC Filter.....	9
2.2.2 Switched-Capacitor Filter.....	10
2.2.3 MOSFET-C Filter.....	11
2.2.4 Transconductance-C Filter.....	12

## Chapter3.

Transconductor analysis and design.....	15
3.1 Linearity analysis of differential pairs.....	15
3.1.1 Square-law I-V relation.....	15
3.1.2 Body effect.....	18
3.1.3 Mobility degradation from vertical field.....	19
3.1.4 Short Channel effect.....	20
3.2 Noise Analysis of a differential pair.....	21
3.3 Linearization Techniques for gm cells.....	22
3.3.1 Source degeneration.....	22
3.3.2 Adaptive biasing.....	23
3.3.3 Cross-Coupling.....	26
3.3.4 Compensation using unbalance differential pairs.....	28
3.3.5 Symmetric and un-symmetric differential pairs.....	29
3.4 High Output Impedance Technique for gm cells.....	31
3.4.1 Cascaded High Rout Element.....	32
3.4.2 Negative Impedance Load (NRL).....	32
3.5 Symmetric & un-symmetric pairs with NRL.....	34

## Chapter4.

Filter Analysis & Implementation.....	39
4.1 LC ladder filter.....	39
4.2 Element Replacement.....	40
4.3 Sensitivity.....	47

## Chapter5.

Filter Implementation and measurement.....	52
5.1 Simulation Result.....	52
5.2 Circuit Layout.....	57
5.3 Package and Measurement Plane.....	59
5.4 Measurement Result and Complarison.....	64
5.4.1 Magnitude Response.....	64
5.4.2 Harmonic Distortion.....	66
5.4.3 One dB compression point.....	69
5.4.4 Comparison.....	70

## Chapter6.

Conclusions and Future work.....	72
6.1 Conclusions.....	72



6.2 Future work.....	73
Appendix A	
Symmetric & Un-symmetric Differential Pair.....	78
Appendix B	
LC Ladder analysis.....	85
Reference.....	89
Vita.....	93



# LIST OF TABLES

Table 3-1 Table of comparisons of various $g_m$ cells.....	31
Table 5.1 Gm integrator comparison with specification.....	53
Table 5.2 Filter comparison with specification.....	56
Table 5.3 Comparison with other filters.....	57
Table 5.4 Harmonic Distortion Analysis.....	68
Table 5.5 Filter comparison with specification.....	70
Table 5.6 Filter comparison with measurement.....	71



# LIST OF FIGURES

Figure 1.1 Proposed UWB transceiver block diagram.....	2
Figure 1.2 Overview of some publication on continuous-time analog monolithic filters.....	3
Figure 1.3 Specification of TX path.....	4
Figure 1.4 Specification of RX path.....	4
Figure 2.1 Comparisons with 5 <sup>th</sup> LPF filter at same cutoff frequency.....	6
Figure 2.2 Frequency response of an ideal 5 <sup>th</sup> order elliptic low-pass filter.....	7
Figure 2.3 Pole-zero plots for a 5 <sup>th</sup> order elliptic low-pass filter.....	8
Figure 2.4 3 <sup>rd</sup> order elliptic low-pass filter using SAB (single amplifier biquad).....	9
Figure 2.5 3 <sup>rd</sup> order elliptic low-pass filter using Switch Capacitor (SC) filter.....	10
Figure 2.6 3 <sup>rd</sup> order elliptic low-pass filter using MOSFET-C filter.....	11
Figure 2.7 Gm. (a) Symbol. (b) Equivalent circuit of ideal OTA.....	12
Figure 2.8 the 3 <sup>rd</sup> order elliptic low-pass filter using Gm-C filter.....	13
Figure 3.1 A source coupled differential pair.....	16
Figure3.2 The noise source of a differential pair.....	21
Figure3.3 Source degeneration technique.....	22
Figure3.4 Adaptive bias degeneration.....	23
Figure3.5 Cross-coupling gm cell.....	26
Figure3.6 Unbalance differential pairs.....	28
Figure3.7 Symmetric & un-symmetric pairs.....	29
Figure 3.8 Cascoded 2 <sup>nd</sup> stage to improve Rout.....	32
Figure3.9 Negative Impedance Load.....	32
Figure3.10 Gm core with/without NRL.....	34

Figure3.11 Symmetric & un-symmetric with NRL.....	35
Figure3.12 non-ideal Gm-C integrator.....	36
Figure 3.13 Frequency of non-ideal Gm-C integrator.....	37
Figure 4.1 the 5 <sup>th</sup> elliptic LC ladder.....	39
Figure 4.2 Differential Gm connected as resistance.....	41
Figure 4.3 Differential Gm connected as inductance by gyrator approach.....	41
Figure 4.4 resistor implemented by non-ideal Gm with finite $1/g_o$ and bandwidth.....	41
Figure 4.5 Inductor implemented by non-ideal Gm with finite (a) $R_{out}$ (b)RHP-zero.....	42
Figure 4.6 Non-ideal Gm effects the inductor.....	43
Figure 4.7 Negative impedance at DC.....	44
Figure 4.8 LC ladder low frequency gain with negative impedance.....	44
Figure 4.9 the 5 <sup>th</sup> elliptic ladder filter using Gm-C technique.....	45
Figure 4.10 Adjust gm value in gyrator.....	46
Figure 4.11 after adjusting X & Y.....	46
Figure 4.12 the 5 <sup>th</sup> equal-ripple LC ladder filter using Gm-C technique.....	47
Figure 4.13 the 5 <sup>th</sup> elliptic LC ladder filter working between $R_{in}$ and $R_o$ .....	50
Figure 5.1 Gm and Integrator simulation result.....	53
Figure 5.2 Buffer magnitude response.....	53
Figure 5.3 the 5 <sup>th</sup> elliptic low pass filter simulation result (post-sim).....	54
Figure 5.4 5 <sup>th</sup> equal-ripple low pass filter simulation result (pre-sim).....	55
Figure 5.5 Transient & Harmonic Balance analysis with $V_{peak}=0.4V$ .....	55
Figure 5.6 Layouts of Gm and Buffer.....	57
Figure 5.7 Symmetry layout.....	58
Figure 5.8 Layout of 5 <sup>th</sup> order elliptic low pass filter.....	59
Figure 5.9 ESD protection circuits.....	60
Figure 5.10 Simplified package model.....	60

Figure 5.11 Package pin assignment.....	61
Figure 5.12 PCB Schematic.....	62
Figure 5.13 PCB layout.....	62
Figure 5.14 Measurement Plan.....	63
Figure 5.15 Magnitude Response.....	64
Figure 5.16 Cutoff frequency measurement results.....	65
Figure 5.16 Harmonic Distortion with 20 MHz input.....	65
Figure 5.17 magnitude response with -10dBm input (250kHz~20MHz).....	66
Figure 5.18 Spectrum and transient response with 0.4Vpeak input at 20MHz.....	66
Figure 5.19 Spectrum and transient response with 0.4Vpeak input at 200MHz.....	67
Figure 5.20 Measured spectrum and transient response with 0.4Vpeak input at 20MHz.....	67
Figure 5.21 Measured spectrum and transient response with 0.4Vpeak input at 20MHz.....	67
Figure 5.22 One dB compression point ( $P_{1dB}$ ).....	69
Figure 5.23 Noise figure analysis.....	71
Figure 6.1 Frequency tuning technique.....	74
Figure 6.2 Quality tuning technique.....	74
Figure 6.3 bias circuit using threshold compensation technique.....	75
Figure 6.4 the filter magnitude response with four transistor corner cases.....	75
Figure 6.5 after adding voltage threshold compensation biasing circuit.....	76
Figure 6.6 LC ladder can be used to match complex load.....	77
Figure A.1 Cross-coupled quad cell.....	78
Figure A.2 Symmetric & un-symmetric differential pair.....	82

# Chapter 1

## Introduction

Ultra-wideband (UWB) is a new wireless technology approved by Federal Communications Commission (FCC) in US [1]. The IEEE 802.15.3a task group (TG3a) is currently developing a UWB standard from the proposals submitted by different companies. It is now left with two primary proposals, Multi-Band OFDM and Direct Sequence UWB. Figure 1.1 shows Proposed UWB transceiver block diagram for MB OFDM system. TX and RX both need filters to suppress unwanted high frequency spectrum. For this system, the channel bandwidth has been extended to 528MHz. With such high frequency demand, the Gm block is ubiquitous as filter element in communication system. Because the Gm has very high bandwidth and well suits to high frequency filter design. Many commonly used MOS circuit simulation even does not model an upper-frequency limit in the intrinsic conversion from gate-source voltage to drain current (except gate-drain capacitance). Unless we consider non quasi-static or gate-resistance effects, a high-frequency limit is hardly found [2]. The elliptic low pass filter is preferred on account of high requirement for side-band suppression in UWB system. As the sub-channels near cutoff frequency are not used in UWB MB-OFDM

specification, the nonlinear phase property of elliptic filter is not concerned. The newly unlicensed UWB opens doors to wireless high-speed communications and has been exciting tremendous academic research interest.




Figure 1.1 Proposed UWB transceiver block diagram

## 1.1 Motivation

The UWB MB-OFDM sets targets of low power consumption and low cost. The complementary metal-oxide semiconductor (CMOS) technology is the best choice to make it since the physical layer implemented in CMOS process consumes less power than others and can be easily integrated with existing MAC layer implemented in CMOS technology and

consequently has lower cost. The research goal of this thesis is to implement a high speed low pass filter in CMOS technology for wireless UWB applications. A historical overview range from 1992 of continuous-time filters is given in Figure 1.2. This overview is not intended to be complete but only gives an impression of the progress in analog CMOS continuous-time filters.




Figure 1.2 Overview of some publications on continuous-time analog monolithic filters

## 1.2 Specification

Filters are classified according to the functions they are to perform. For anti-aliasing filter in UWB TX system, there needs a high frequency LPF to filter out D/A quantization noise. The D/A sample-rate is higher than Nyquist-Rate, so the specification of the LPF for TX path is relaxed. On the other hand, the side band frequency is very close to signal band for UWB RX system. The transmitter & receiver specifications are shown in Figure 1.3 and 1.4.






Figure 1.3 specification of TX path




Figure 1.4 specification of RX path

## 1.3 Organization


The organization of this thesis is overviewed as following:

Chapter 2 gives some basic concept of high frequency filter design. Chapter 3 deals with transconductor analysis and design. High linear and high output resistance technique is introduced and the transconductor will be compared with other G<sub>m</sub> of different linearity skills. Chapter 4 demonstrates the simulation of the proposed LC ladder filters by G<sub>m</sub>-C topology. The high speed elliptic filter is implemented in 0.18μm CMOS technology and performs in post-simulation result in Chapter 5. In the same chapter the figure-of-merit is introduced to make a comparison with other filters. Chapter 6 concludes with a summary of contributions and suggestions for future work.

# Chapter 2


## Overview Of High Frequency Filters

In this chapter, some fundamental concepts in the design of high frequency filters, together with the frequency response of elliptic filters will be reviewed. Filters are classified according to the functions they perform. Since our filters are designed for the UWB receivers/transmitters, it will be focused on low pass filters in this thesis. In section 2.1, the terminology of low pass filters is described. The circuit level implementation methods are described in section 2.2.




### 2.1 Terminology

The LPF in the UWB receiving path is required to have sharp transition band with minimum power constraint to filter out sideband noise. Figure 2.1 shows five types of 5<sup>th</sup> order LPF filters with cutoff frequency at 250MHz for comparison. Elliptic (cauer) filters are found to be the best choice owing to its ability to meet the stringent specification i.e. better sharpness. Although elliptic filters have non-linear phase response as shown in Figure 2.1(b). However, our design is targeted to a MB-OFDM UWB system, and the non-linear phase response is therefore not a critical issue in designing the LPF.



(a) Magnitude



(b) Group delay

Figure 2.1 Comparisons with 5<sup>th</sup> LPF filter at same cutoff frequency

The transfer function of a 5<sup>th</sup> order elliptic LPF is:

$$H(s) = A \frac{(s^2 + \alpha_0)(s^2 + \alpha_1)}{s^5 + \beta_4 s^4 + \beta_3 s^3 + \beta_2 s^2 + \beta_1 s^1 + \beta_0} \quad (2.1)$$

The transfer function has four pure imaginary zeros and five complex poles. The sharp transition band is achieved and can be shortened by the existence of zeros in the stop band.

For very high frequency, the response sustains to reduce by one ahead of numerator:

$$H(s) \rightarrow \frac{A}{s} \quad \text{when } s \rightarrow \infty \quad (2.2)$$

Figure 2.2 shows the frequency response of an ideal 5<sup>th</sup> order elliptic low-pass filter.

There're five turns (fall-rise-fall-rise-fall) which causes ripples in the pass band. So are the same turns which offer MAX attenuation in the stop band.  $\omega_o$  and  $\omega_s$  are edges of passband and stopband respectively.




Figure 2.2 Frequency response of an ideal 5<sup>th</sup> order elliptic low-pass filter




Figure 2.3 Pole-zero plots for a 5<sup>th</sup> order elliptic low-pass filter

Figure 2.3 shows pole-zero plots for the 5<sup>th</sup> order elliptic low-pass filter. The poles & zeros are shown in frequency domain. “Elliptic filter” is called owing to all the poles lie in an elliptic circle. The frequencies of poles & zeros can be obtained by their radiuses of Figure 2.3 (a). The quality factor of poles & zeros is obtained by the angle from each point to x-axis in Figure 2.3 (b):

$$\varphi_i = \cos^{-1}(1/2Q) \quad (2.3)$$

The 5<sup>th</sup> elliptic LPF has zeros with very high Q (infinite in ideal case) locating in high frequency.

## 2.2 Elliptic Filter Realization

Several approaches have emerged to implement elliptic filters with different usages and techniques. For simplicity, examples of the 3<sup>rd</sup> elliptic low pass filters are used in following analysis. Among all the designs, our interests are mainly in the low power design.

### 2.2.1 Active RC Filter

The active RC filter (using single amplifier biquad) is well-developed and shows in Figure 2.4. In modern technology, accuracy resistance value is not easy to achieve due to process variation. Another problem arising with high frequency is that active RC filters need a high bandwidth amplifier. Moreover, this design uses a large amount of resistors which not only consumes chip area, but also introduces noise.




Figure 2.4 3<sup>rd</sup> order elliptic low-pass filter using SAB (single amplifier biquad)[17]

## 2.2.2 Switched-Capacitor Filter

In order to eliminate the process variation of resistors, another approach to implement 3<sup>rd</sup> order elliptic filter uses switched-capacitor (SC) to replace resistors as shown in figure 2.5.




Figure 2.5 3<sup>rd</sup> order elliptic low-pass filter using Switch Capacitor (SC) filter

The design of SC filters follows fundamentally the active RC methods to obtain cutoff frequency as mention above but avoids the use of real resistors. It relies on the fact that a rapidly switched capacitor behaves like a resistor so that RC time constants are determined by ratios of capacitors and by the clock frequency with which the capacitors are switched.

However, SC filter is not suitable in high frequency application. The main reason is clock frequency limitation and finite Opamp settling time. A general rule of thumb is that the clock frequency should be four to eight times higher than the input signal  $\omega_i$ . The finite settling time comes from slew rate and finite unity-gain frequency ( $\omega_u$ ) of Opamp. Slew rate is strongly dependent on the output's step size (non-linear settling time), and our analysis

mainly focuses on finite OPamp unity-gain  $\omega_u$  (linear settling time) for simplicity.  $\omega_u$  should be chosen more than five times of clock frequency, so that the Opamp has enough time to settle. To avoid unnecessary noise aliasing and power dissipation, however  $\omega_u$  should be as small as possible. For this reason, the SC filter is restricted for low frequency applications.

### 2.2.3 MOSFET-C Filter

Another closely related technique is MOSFET-C filters as shown in figure 2.6. MOSFET-C filters are similar to fully differential active-RC filters, except resistors are replaced by equivalent MOS transistors operating in triode region. The transistors have smaller process variation than resistors. However, the internal node signal swing could make transistors leave triode region. And the transistor has parasitic capacitor which should be considered. In next section, the gm-C filter which does not need Opamp will be introduced.




Figure 2.6 3<sup>rd</sup> order elliptic low-pass filter using MOSFET-C filter



## 2.2.4 Transconductance-C Filter

The last method extends to applications at hundreds of megahertz by avoiding usage of operational amplifiers and obtaining gain from transconductance amplifiers. The  $G_m$  bandwidth can be achieved to tens of GHz and suitable for high frequency filter. Transconductance amplifiers are voltage-controlled current sources (VCCS),  $I_o = g_m V_i$ . This method uses only  $G_m$  and capacitors and is referred to as the  $G_m$ -C method. The symbol of ideal operational transconductance amplifier (OTA or  $G_m$ ) is shown in figure 2.7(a). Figure 2.7(b) shows its equivalent small signal circuit. The finite input/output impedance and  $G_m$  RHP-zero limitation cause non-ideal effect which will be analyzed in chapter 3. Since  $G_m$  is very suitable for HF application, this thesis mainly rivets to  $G_m$  filters.






Figure 2.7  $G_m$ . (a) Symbol. (b) Equivalent circuit of ideal OTA



(a) 3<sup>rd</sup> LC ladder



(b) Replace LR by Gm blocks

Figure 2.8 the 3<sup>rd</sup> order elliptic low-pass filter using Gm-C filter

Figure 2.8 shows different solution by Gm-C filter which comes from LC ladder filter and replaces all the elements except capacitor to Gm. This filter is very suitable for high frequency filter and will be analyzed in chapter 4.

There are many synthesis methods to implement Gm filters. But not all methods are suitable for high frequency applications, since some of them have nodes without desired capacitance to ground [2]. If a node exists without grounded capacitances to absorb the parasitic capacitance, there will be deviations in the filter characteristic.

For good CMRR and low even order distortion, the Gm filters should be designed with differential topology Two synthesis methods are most common used topologies. They are

cascaded biquads and LC-ladder filters. Both of them have complementary properties.

Cascaded biquads are easy to develop but suffers from sensitivity. While LC ladder filter has very low sensitivity to component variations in the pass band.

The frequency response of a filter is determined by the values of transconductance, capacitance, and quality factor. To maintain an accurate filter response, precise absolute values of components are necessary. Absolute values on an integrated circuit can shift significantly from the nominal due to process parameter variations, temperature and aging. To maintain a reasonable level of insensitivity of filter characteristics due to parameter shifts, a system which corrects for these effects is required. Depending on the accuracy of response desired, many schemes with varying complexities have been proposed and implemented.



# Chapter 3

## Transconductor analysis and design

Transconductor is the key element in CMOS Gm-C filters. Although Gm has linearity problems, for high frequency application the resistor, inductor, and even VCOs need Gm to be the key elements. In deep-submicron technique, nonlinearity problem gets worse with the reduction of supply voltage. Linearity techniques are therefore, required. Several linearization techniques to achieve better linearity of Gm cells will be investigated in Section 3.1 and the corresponding noise will be compared through spice simulation. The negative impedance method for higher quality factor will also be delivered in Section 3.2. Finally, the proposed symmetric & un-symmetric differential pair with negative impedance will be discussed in section 3.3.



### 3.1 Linearity analysis of differential pairs

#### 3.1.1 Square-law I-V relation

When MOS device is operating in saturation regions, it follows the square-law relation between drain current  $I_d$  and gate voltage  $V_{gs}$ :

$$I_d = K(V_{gs} - V_t)^2 (1 + \lambda|V_{ds}|) \quad \text{where } K = \frac{1}{2} \mu_0 C_{ox} \frac{W}{L} \quad (3.1)$$

The channel length modulation term  $(1 + \lambda|V_{ds}|)$  will cause an equivalent output impedance  $r_o$  of MOS device.




Figure 3.1 A source coupled differential pair.

Figure 3.1 shows a simple source coupled differential pair.  $I_{ss}$  is a high impedance current source which provides good CMRR. If M1 & M2 are both matched, then the differential output current  $I_{out} = I_{D1} - I_{D2}$  is given by [9]:

$$I_{out} = 2K(V_{gs} - V_t)(vp - vn) \quad (3.2)$$

Where  $V_{gs}$  is common-mode gate-source voltage, ideally the value is constant. But actually the source of M1 & M2 is not perfectly virtual ground. When  $V_{id} = (vp - vn)$  is large, a square term,  $V_{id}^2$  becomes significant in  $I_{D1} + I_{D2}$ :

$$I_{ss} = I_{D1} + I_{D2} = K \left[ 2(V_{gs} - V_t)^2 + \frac{V_{id}^2}{2} \right] \quad (3.3)$$

Because of the fixed current source  $I_{ss}$ , the  $V_{gs}$  may change with  $V_{id}$ . The complete expression of  $I_{out}$  is obtained as below:

$$I_{out} = \begin{cases} \frac{1}{2} V_{id} \sqrt{2I_{ss}K} \sqrt{1 - \frac{V_{id}^2 K}{2I_{ss}}} & \text{when } |V_{id}| \leq \sqrt{\frac{I_{ss}}{K}} \\ I_{ss} \operatorname{sgn}(V_{id}) & \text{when } |V_{id}| \geq \sqrt{\frac{I_{ss}}{K}} \end{cases} \quad (3.4)$$

The transconductance value can be estimated by (3.4) and used Taylor expansion to analyze:

$$g_m = \frac{\partial I_{out}}{\partial V_{id}} = \frac{\frac{1}{2} \sqrt{2I_{ss}K} (1 - \frac{V_{id}^2 K}{2I_{ss}})}{\sqrt{1 - \frac{V_{id}^2 K}{2I_{ss}}}} = \frac{1}{2} (\sqrt{2I_{ss}K} - \frac{3}{2\sqrt{2}} \frac{K^{\frac{3}{2}}}{\sqrt{I_{ss}}} V_{id}^2 - \dots) \quad (3.5)$$

From (3.5)  $g_m$  reduces with the increase of  $V_{id}$ . And  $g_m$  has a small signal approximation value of  $\frac{1}{2} \sqrt{2I_{ss}K}$ , when  $V_{id}$  is small.

### 3.1.2 Body effect

The sources of M1& M2 of the differential pair have a voltage difference  $V_{SB}$  with respect to the substrate in CMOS process. So the  $V_t$  of each transistor has to be modified as [9]:

$$V_T = V_{T0} + \gamma[\sqrt{V_{SB} + 2\phi_F} - \sqrt{2\phi_F}] = V_{FB} + 2\phi_F + \gamma\sqrt{V_{SB} + 2\phi_F} \quad (3.6)$$

$$\gamma = \frac{\sqrt{2q\epsilon_{si}N_{SUB}}}{C_{ox}} \quad (3.7)$$

Where  $N_{sub}$  is the doping concentration,  $\epsilon_{si}$  is the silicon dielectric constant,  $q$  is electron charge,  $V_{FB}$  is the flat-band voltage,  $\phi_F$  is the difference between the Fermi level and the intrinsic level and  $V_{T0}$  is the original threshold voltage without body effect.

From the I-V relationship of (3.3), the body effect is considered and the  $V_{SB}$  varies with  $V_{id}$ . Then the non-linear characteristic of a differential pair is no longer a simple square-law relation. This could affect the linearization techniques such as active biasing or unbalanced gm cell that will be introduced later. For small signal amplitudes smaller than 100 mV, the simple I-V relationship can still hold. Therefore, the linearization techniques using compensation of non-linearity can only work for a limited range.

### 3.1.3 Mobility degradation from vertical field

The mobility degradation of transistors worsens the complexity of the non-linearity problem. A vertical field originating from the gate voltage exists and influences carrier velocity. In deep submicron technology the increasing vertical electric field forces the carriers in the channel closer to the surface of the silicon. The defected surface will reduce the carriers' movement. With the effect of mobility degradation, the drain current is modified as follows:

$$I_D = \frac{1}{2} \mu_{eff} C_{ox} \frac{W}{L} (V_{gs} - V_t)^2 = \frac{1}{2} \left( \frac{\mu_0}{1 + \theta(V_{gs} - V_t)} \right) C_{ox} \frac{W}{L} (V_{gs} - V_t)^2 \quad (3.8)$$

where  $\theta$  is the mobility degradation constant.

This is especially significant for short channel devices, because the gate oxide layer is very thin. Thinner gate oxide means a stronger vertical field. In order to keep the same  $V_t$ , higher doping of the substrate is implemented, which will reduce the channel effective “thickness” and therefore further degrades carrier mobility.

$I_{ss}$  can be modified with mobility degradation as:

$$I_{ss} = I_{D1} + I_{D2} = K \frac{2(V_{gs} - V_t)^2 + \frac{V_{id}^2}{2} + \theta(V_{gs} - V_t) \left[ 2(V_{gs} - V_t)^2 + \frac{V_{id}^2}{2} - \theta \left( \frac{V_{id}}{2} \right)^2 \right]}{[1 + \theta(V_{gs} - V_t)]^2 - \theta^2 \left( \frac{V_{id}}{2} \right)^2} \quad (3.9)$$

The  $V_{gs}$  is a function of  $V_{id}$ . When taking mobility degradation into consideration, the mobilities between M1 and M2 in the differential pair have large difference with larger  $V_{id}$ .

The effect of mobility degradation can be alleviated by choosing processes with longer



channel devices, which have thicker oxide and therefore smaller vertical field. However the long channel device has large parasitic capacitance and doesn't achieve high frequency application. Another solution is to bias the transistors at a higher  $V_{gs}-V_t$  to get smaller percentage variation of mobility.

### 3.1.4 Short channel effect

For short channel devices, the electric field between source and drain can reach the field strength  $E_{sat}$  at which the velocity of the channel carriers saturates. At high fields, the carrier velocities approach the thermal velocities, and decrease with the increase of electric field.

The modified expression of  $I_D$  with the pinch-off phenomenon is given as:

$$I_D = WC_{ox} (V_{gs} - V_t - V_{dsat}) v_{sat} \quad (3.10)$$

In (3.10)  $V_{dsat}$  is the  $V_{ds}$  when the channel carriers achieve saturation velocity  $v_{sat}$  and is given as:

$$V_{dsat} = \frac{2\mu_{eff}L(V_{gs} - V_t)}{2\mu_{eff}L + V_{gs} - V_t} \quad (3.11)$$

where  $\mu_{eff}$  is the effective mobility.

In long channel device (3.10) can be simplified to be (3.1). In deep submicron devices, the order of  $(V_{gs}-V_t)$  in (3.1) is less than 2. This does not mean that the device is more linear, since the perfect linear relationship occurs at  $L=0$ . Furthermore, the  $V_{dsat}$  varies with  $V_{gs}-V_t$ , which makes accurate linearization very complicated.

The hot electron effects and drain-induced barrier lowering (DIBL) are also short channel effects. Detailed analysis will be out of the scope of this thesis and thus not provided here.

### 3.2 Noise analysis of a differential pair




Figure3.2 The noise source of a differential pair

In Figure 3.2 the  $R_{out}$ ,  $C_{out}$  and  $G_m$  of M1 and M2 are the same in this calculation. For long channel devices, the output noise  $V_{n2}$  of each  $g_m$  cell can be expressed as [9]:

$$V_n^2 = 2\gamma \times \left[ \frac{8}{3} KTB g_m R_{out}^2 \right] \quad (3.12)$$

The noise power is doubled, because there are 2 branches. Note that the constant  $\gamma$  is 1 for long channel devices and with noiseless loading. However, the output loading has its own noise. If short channel effects, such as hot electron effect of the long channel counterpart, are taken into account, the value of  $\gamma$  can be 1 to 4 times larger than the original value

### 3.3 Linearization Techniques for gm cells

There are many techniques implemented to reduce the variation of  $g_m$  of differential pairs with the high swing  $V_{id}$ . In the subsection, the source degeneration [10] [11], active biasing [12], cross coupling [13], unbalanced differential pair [14], and symmetric & un-symmetric differential [5] pair will be introduced respectively.

#### 3.3.1 Source degeneration




Figure 3.3 Source degeneration technique

In Figure 3.3 (a), the degeneration resistance can be changed dynamically with the input signal amplitude. Qualitatively, when the amplitude of the input signal rises, the triode-mode degeneration MOS resistors will be more biased to reduce the synthesized resistance and provide less degeneration. The  $g_m$  reduction from larger input signal is therefore compensated by the degeneration resistance adjustment. The transconductance relationship is expressed as follows [10]:

$$g_m = \frac{g_{m1}}{1 + (K_1 / 4K_3)} \quad (3.13)$$

where K is  $0.5\mu_n C_{ox} W/L$

The other technique using saturated transistor as degeneration resistor shown in Figure 3.3(b), the equivalent  $g_m$  is [11]:

$$g_m = \frac{g_{m1}}{1 + g_{m1} / g_{m2}} \quad (3.14)$$

The rise of  $g_m$  then compensates for the drop of  $g_m$  expressed in Eq. (3.5). However, the compensation is not adaptive. Therefore it is suitable when the range of tolerance of  $g_m$  is relatively large.



### 3.3.2 Active biasing




Figure 3.4 Adaptive bias degeneration [12]

From (3.4) & (3.5), the nonlinear characteristic of differential pairs is observed to come

from the expression  $\sqrt{1 - \frac{V_{id}^2 K}{2I_{ss}}}$ . This term can be cancelled by canceling the  $V_{id}$  term in the

expression. The method is to make the biasing current compensation for the non-linear term:

$$I_{ss} = I_{DC} + K \frac{V_{id}^2}{2} \quad (3.15)$$

where  $I_{DC}$  is the DC bias current.

Now the bias  $I_{ss}$  supplies  $I_{DC}$  when  $V_{id} = 0$  for the static bias. When there is a signal, an additional bias current  $KV_{id}^2/2$  will compensate for the drop of the  $g_m$ . This can be verified by inserting the new  $I_{ss}$  into Eq. (3.3):

$$I_{D1} + I_{D2} = 2K(V_{gs} - V_t)^2 = I_{DC} \quad (3.16)$$

As a result, a constant  $g_m$  is obtained because  $V_{gs} - V_t$  of each input transistor is constant.

One of the designs is shown in Fig. 3.4(a).



In this design, all transistors are matched except  $M_5$ - $M_8$ . For this cascoded circuit, when there is an input signal, the same amplitude appears at the drains of  $M_1$  and  $M_2$  because the loading is  $1/g_{m3,4}$  and  $g_{m3,4} = g_{m1,2}$ . Here,  $r_{o1,2} \gg 1/g_{m1,2}$  is assumed and the capacitance at that node and the loss of the level shifter  $M_5$ - $M_8$  are ignored. Both gates of  $M_{b1}$  and  $M_{b2}$  sense the differential voltage. Because the drains of  $M_{b1}$  and  $M_{b2}$  are connected together, a bias current is obtained as in (3.2) and (3.15). The required active biasing is then established.

When the  $g_m$  cell is used for high frequency applications, say 250 MHz, the capacitance effect at the drains of  $M_1$  and  $M_2$  and the sources of  $M_5$  and  $M_6$  will reduce the effective signal voltage sensed by  $M_{b1}$  and  $M_{b2}$ . Therefore, the actual size of  $M_{3,4}$  is smaller than that of  $M_{1,2}$  to

increase the voltage gain of  $M_1$  and  $M_2$ . This ensures that the  $KV_{id}^2/2$  is enough to compensate for the non-linearity.

The same linearization effect can be achieved by connecting the gates of  $M_{b1}$  and  $M_{b2}$  to the 2 inputs respectively. But in the common-mode sense, now the conductance of  $M_{b1}$  and  $M_{b2}$  increases in phase with the input signal. This is a kind of feed-forward and thus causes a boost-up of the common-mode gain. As a result, CMRR drops and common-mode instability will be resulted.



There is a modified design that can operate at a lower supply voltage. The schematic is shown in Fig. 3.4(b). Instead of controlling the gate bias of the bias transistor  $M_b$ , a differential pair  $M_3$ - $M_6$  acts as a bias current. Both pairs share the same bias current source.

When the signal amplitude is small,  $M_3$  and  $M_4$  are in saturation region while  $M_5$  and  $M_6$  are in triode region.  $M_3$ - $M_6$  drain out some of the bias current. When the signal amplitude is positive and large,  $M_6$  will go into saturation region and  $M_5$  will be cut off. Smaller sum of the bias current will be drained out by  $M_3$ - $M_6$ . That means more current will be supplied to  $M_1$  and  $M_2$  to compensate for the drop of  $g_m$ . As a result, an active biasing is achieved.

### 3.3.3 Cross-coupling




Figure 3.5 Cross-coupled gm cell

A simple differential pair can cancel out the even order harmonics of distortion of  $I_o$ . The remaining odd order harmonics can be cancelled out by cross coupling 2 differential pairs with the same distortion but with different  $g_m$  values. The circuit is shown in Figure 3.5.

The 3<sup>rd</sup> order harmonic is the main concern since it is now the most significant distortion.

From Eq. (3.5), the 3<sup>rd</sup> order harmonic distortion ( $HD_3$ ) of  $I_o$  can be obtained as:

$$HD_3 = \frac{K^{\frac{3}{2}}}{2\sqrt{2}I_{ss}} V_{id}^3 \quad (3.17)$$

Since  $HD_3$  depends on the ratio of  $K^{3/2}$  and  $I_{ss}^{1/2}$  only, the distortion can be cancelled by connecting 2 differential pairs in parallel with different  $g_m$  but with the same distortion.  $K_{3,4}$  and  $K_{1,2}$  are related to  $I_{ss2}$  and  $I_{ss1}$  as follows:

$$\left(\frac{K_{3,4}}{K_{1,2}}\right)^3 = \frac{I_{ss2}}{I_{ss1}} \quad (3.18)$$

The corresponding effective  $g_m$  is then given by:

$$g_{meff} = g_{m1,2} \left[1 - \left(\frac{K_{3,4}}{K_{1,2}}\right)^2\right] = g_{m1,2} \left[1 - \left(\frac{I_{ss2}}{I_{ss1}}\right)^{\frac{2}{3}}\right] \quad (3.19)$$

But the non-linearity cancellation is not complete due to the difference in second order parameters such as the mobility between the 2 differential pairs. The incomplete cancellation is more significant when  $I_{ss2} \ll I_{ss1}$  though more extra power consumption due to  $I_{ss2}$  is saved.

The perfect cancellation happens when  $I_{ss2}$  approaches  $I_{ss1}$ . Yet the resultant  $g_m$  also tends to zero. There is also a problem of the smaller CMRR. The reason is that the differential gain is reduced by  $M_3$  and  $M_4$  whereas the common-mode gain is enhanced. This can be a serious problem for the common-mode stability if the  $g_m$  cell is used to construct gyrators for  $G_m$ -C low pass filters. Another disadvantage is the additional noise of  $M_3$  and  $M_4$ . The factor of the noise to a simple differential pair is  $\left[1 - \left(\frac{I_{ss2}}{I_{ss1}}\right)^{\frac{2}{3}}\right]$ . But it is suitable when a very small and

linear  $g_m$  is required because the  $g_m$  is obtained from the cancellation of 2 relatively large  $g_m$ 's.



### 3.3.4 Unbalance differential pairs




Figure 3.6 Unbalance differential pairs

Two differential pairs with a symmetrical but opposite-signed input offset voltage can compensate for the drop of the  $g_m$  of each other so that a flat  $g_m$  can be obtained at a certain offset. The schematic and the basic operation principle are shown respectively in Figure 3.6

In the schematic,  $K_1=K_2$  and  $K_3=K_4$ . The differential pairs  $M_{1,4}$  and  $M_{2,3}$  have symmetrical offset voltage because the sizes of the transistors are different in each differential pair. To find the offset voltage, the point where  $I_{d1}=I_{d4}$  and  $I_{d2}=I_{d3}$  has to be found:

$$I_{d1,2} = I_{d3,4} \Rightarrow K_{1,2}(V_{gs} - V_t - V_{offset})^2 = K_{3,4}(V_{gs} - V_t + V_{offset})^2$$

$$\Rightarrow V_{offset} = \frac{\sqrt{K_{1,2}} - \sqrt{K_{3,4}}}{\sqrt{K_{1,2}} + \sqrt{K_{3,4}}}(V_{gs} - V_t) \quad (3.20)$$

If the non-linear  $g_m$  expression of (3.5) is included, the compensation is not complete due to the squared term:

$$g_{meff} = g_{m1,2} + g_{m3,4} = \frac{1}{2} \sqrt{2I_{ss}K} \left[ \frac{\left(1 - \frac{(V_{off} - V_{id})^2 K}{I_{ss}}\right)}{\sqrt{1 - \frac{(V_{off} - V_{id})^2 K}{2I_{ss}}}} + \frac{\left(1 - \frac{(V_{off} + V_{id})^2 K}{I_{ss}}\right)}{\sqrt{1 - \frac{(V_{off} + V_{id})^2 K}{2I_{ss}}}} \right] \quad (3.21)$$

### 3.3.5 Symmetric and un-symmetric differential pairs




Figure3.7 Symmetric & un-symmetric pairs

The linearity technique can combine two skills in order to further improve its linearity. If we use cross-coupling and unbalance differential pairs together, then the gm core is called “Symmetric & Un-symmetric differential pairs” [5].

Figure.3.7 shows the proposed Gm by using symmetrical & unsymmetrical differential pair with negative impedance. NMOS M<sub>5</sub>&M<sub>1</sub>, M<sub>2</sub>&M<sub>6</sub> have unsymmetrical aspect ratio n, and symmetrical pair M<sub>3</sub>&M<sub>4</sub> makes gm as flat as possible. The transistors and current have different ratios:

$$M1 : M2 : M3 = M6 : M5 : M4 = 1 : n : p \quad (3.22)$$

The detail analysis of this gm core can be seen in Appendix A.

The gm can be obtained [5]:

$$gmd = \frac{4n}{(n+1)} \frac{n-1}{\sqrt{n(n+1)}} \sqrt{\frac{I}{k}} \quad (3.23)$$

where n is aspect ratio ,  $I$  is normalized current, and  $k = \frac{1}{2} \mu C_{ox} \frac{W}{L}$ .

By choosing appropriate transistor ratio n, p, and d, the range of flat gm:

$$vid \leq \left| \frac{(n+1)}{n} \sqrt{\frac{I}{k}} \right| \quad (3.24)$$


Above linearity technique can be summarized as Table 3.1 and the advantage and

disadvantage of gm cells will list in it [15]:



Linearization types	Advantages	Disadvantages
Degeneration of Figure 3.3(a)	1.Simple and Fast 2.Low sensitive to common mode input signals	1.Linear range is limited to $V_{in} < V_{DSAT}$ 2.Not effective
Degeneration of Figure 3.3(b)	1.Wider linear range than (a) 2.Low sensitive to common mode input signals	1.More silicon area 2.Low power efficiency
Adaptive Bias	1.Small $g_m$ variation over a wide range	1.Need good matching for biasing transistors
Cross Coupling	1.Better power efficiency than source degeneration. 2.Small $g_m$ variation over a wide range	1.The transconductance is very small
Unbalance differential pair	1.Good power efficiency 2.Good CMRR	1. Small $g_m$ variation for a limited range only.
Symmetric & Un-symmetric differential pair	1.Suitable for high frequency 2.Highly linear $G_m$	Symmetric pair wastes power

Table 3-1 Table of comparisons of various  $g_m$  cells



### 3.4 High Output Impedance Techniques for $g_m$ cells

To improve the gyrator quality factor, the  $g_m$  integrator must have high DC gain with desired  $g_m$  value. That is, the  $g_m$  needs high output impedance. There are two techniques implemented to increase that. First technique is to cascade high  $R_{out}$  element [5]. And second one is to use negative impedance load (NRL)[3].

### 3.4.1 Cascade High Rout Element




Figure 3.8 Cascoded 2<sup>nd</sup> stage to improve Rout

The high gm output impedance need cascoded MOS structure as gm load. For some linearity technique needs more voltage headroom, it is not suitable in deep sub-micron era. Some papers “separate linearity and high Rout” as shown in Figure 3.8. Although it can release the problem, the 2<sup>nd</sup> stage amplifier needs addition power and cascade reduces output swing so it’s not a good solution. The best solution requires only one linear gm and has high differential gm & low common mode gain. It will be shown in next section.

### 3.4.2 Negative Impedance Load (NRL)




Figure3.9 Negative Impedance Load

Consider the NRL in Figure 3.9. M3 & M4 introduce local positive feedback between the output terminals m & n which generate a negative resistance to compensate the parasitic output resistance of the whole transconductance circuit. A bias voltage connects to the substrate of M3 & M4 in order to control the threshold voltage. This is a simple way to control the NRL without generating extra internal node. The voltage of bias has to be carefully limited in several hundreds milli-volts in order to prevent from latch-up.

Applying again the square-law characteristic for devices M1-M4 and (3.6), the current  $I_m$  &  $I_n$  and their difference  $I_m - I_n$  are derived as:

$$\begin{aligned}
 I_m &= I_0 + \frac{I_R}{2} = k_p (|V_{gs1}| - |V_{tp}|)^2 + k_p (|V_{gs2}| - |V_{tpx}|)^2 \\
 I_n &= I_0 - \frac{I_R}{2} = k_p (|V_{gs2}| - |V_{tp}|)^2 + k_p (|V_{gs1}| - |V_{tpx}|)^2 \\
 V_{tpx} &= V_{tp} + \gamma [\sqrt{V_{dd-bias} 2\phi_F} - \sqrt{2\phi_F}] \\
 I_R &= I_m - I_n = 2k_p V_{out} \gamma [\sqrt{V_{dd-bias} 2\phi_F} - \sqrt{2\phi_F}] \tag{3.25}
 \end{aligned}$$

Where  $I_R$  is the differential current through the active load,  $V_{out} = V_n - V_m = V_{gs2} - V_{gs1}$  is the differential output voltage, and  $k_p = 0.5\mu_p C_{ox} W/L$  is the transconductance parameter.

The negative impedance is:

$$R_{NRL} = \frac{V_{out}}{-I_R} = \frac{1}{2k_p \gamma [-\sqrt{V_{dd-bias} 2\phi_F} + \sqrt{2\phi_F}]} \tag{3.26}$$

The negative impedance load can be combined with all the differential gm to increasing their output impedance as shown in Figure 3.10. In (a) the output impedance is  $1/(g_{o1} + g_{o2})$ .

If the NRL is used in (b) and design  $g_{o3} = -g_{o4}$ , then the output impedance is infinite

(ideally). The advantage of NRL is that it only needs to bias at same current string, so it saves power.




Figure 3.10 Gm core with/without NRL



### 3.5 Symmetric & un-symmetric pairs with NRL

HF filter needs poles & zeros at higher frequency. So there has some trade-off between gm and capacitance. Because poles and gm-divide-C have direct proportion, gm value can design at a small value while capacitance also is small to maintain original pole value. But small capacitance value means worse process variation. If we choose higher gm value, the power dissipation can not match stringent specification for UWB system.

Several high frequency CMOS Gm-C filters are introduced inverter type gm to achieve minimum node and implemented negative impedance. Nevertheless the linearity is limited due to the topology and negative impedance costs lots of power [2]. A novel circuit skill saves

power by connecting negative impedance in parallel with the output nodes of the basic Gm [3].

Because of avoiding the use of stacked devices, the Gm proposed in [4] is very suitable in low supply voltage. But in deep submicron technology, there still needs high linearity skill to fix serious linearity problems. In this thesis, a symmetrical & un-symmetrical differential pair with negative impedance is introduced and a high frequency low power elliptic filter for UWB applications can be achieved.




Figure3.11 Symmetric & un-symmetric with NRL

The symmetric & un-symmetric differential pair with NRL is shown in Figure 3.11.

PMOS  $M_{11}$  &  $M_{12}$  work as negative impedance load. The output impedance can be controlled by tuning body potential  $vb1$  of  $M_{11}$  &  $M_{12}$ .



The Gm differential and common mode gain can be shown [4]:

$$A_{dm} = -\frac{g_{md}}{g_{o'} - \Delta g_m}, \quad A_{cm} = \left| -\frac{g_{md}}{g_{o'} + \Sigma g_m} \right| \quad (3.27)$$

Where  $g_{md}$  can be found in (3.23),  $\Delta g_m = g_{m_{12}} - g_{m_{10}}$ ,  $\Sigma g_m = g_{m_{12}} + g_{m_{10}}$

$$g_{o'} = g_{ds_{10}} + g_{ds_{12}} + g_{on}, \quad g_{on} = 1 / \sum [r_{o_{1,2,3}} + (1 + g_{m_{1,2,3}} r_{o_{1,2,3}})(r_{o_{7,8,9}} + \frac{1}{g_{m_{5,6,4}}})]$$

Equation (3.27) shows that when  $g_{o'} \rightarrow \Delta g_m$ , the  $A_{dm}$  will be infinite. In practice,  $A_{dm}$  is limited due to mismatch and process variation. And let  $g_{md} < g_{o'} + \Sigma g_m$  to make  $A_{cm} < 1$  to get superior CMRR. A stand-alone integrator could become unstable due to the right-half-plane zero. Even so, a gyrator based filter built with Gm blocks will remain stable.

This is owing to the feedback loops inherent to a filter constructed with gyrators. It will be analyzed in chapter 4 and the result shows that the RHP zero doesn't matter if negative impedance is not too "negative".




Figure3.12 non-ideal Gm-C integrator

The Gm and capacitor can be connected as integrator, for integrator is the basic element in all the filters. If the Gm non-ideal effect like finite RHP-zero and finite output impedance is considered as shown in Figure 3.12, then the magnitude and phase response is

Figure 3.13. The frequency with phase at  $-45^\circ$  is the  $f_{3db}$  for integrator and  $-135^\circ$  is Gm RHP-zero, respectively. The  $-90^\circ$  phase shift region is between two frequencies.




Figure 3.13 Frequency of non-ideal Gm-C integrator

The Quality factor for the integrator is shown in (3.28)

$$Q_{\text{int}}(\omega) = \tan(-\arg(H_{\text{int}}(j\omega))) \quad (3.28)$$

From (3.27) and (3.28), the expression for quality factor of the proposed symmetric & un-symmetric Gm integrator is:

$$\frac{1}{Q_{\text{int}}(\omega)} = \frac{\omega_T}{\omega \cdot g_{md}} (g_{o'} - \Delta gm) - \omega \cdot \tau_{gm} \quad (3.29)$$

where  $\omega_T$  is Gm integrator unit-gain frequency, and  $\tau_{gm}$  is the Gm RHP-zero. For 250MHz filter, the  $1/\tau_{gm}$  will be far in 25GHz in order to have acceptable quality factor. This limits the linearity topology. The principle for Gm integrator can be applied to Gm-C filter.



# Chapter 4

## Filter Analysis & Implementation

The filter topology will be analyzed in this chapter. Some topologies exhibit excellent performance and are suitable for high frequency. The topology of passive elliptic LC ladder filter is introduced in Section 4.1. Section 4.2 shows the element replacement to implement high frequency filter in CMOS process. The sensitivity property will be in Section 4.3.

### 4.1 LC ladder filter




Figure 4.1 the 5<sup>th</sup> elliptic LC ladder

There are two possible topologies to implement the 5<sup>th</sup> order elliptic filter by LC ladder structure. The zeros are generated by the LC tanks at their resonant frequencies. One LC tank generates two complementary zeros. The parallel LC tank forms an “open circuit” which cuts

off the input-output path at the tank's resonant frequency. On the other hand, the serial LC tank forms a "short circuit" at resonant frequency (zeros) as shown in Figure 4.1. The parallel LC tank topology is preferred owing to less inductor, therefore less gyrators are used. There are four Gms for a gyrator, so Figure 4.1(b) is power wasting topology. Moreover, serial LC tank topology does not have desired capacitance to ground in all the nodes and will distort frequency response. If the LC tank is lossless, there will be a very high Q zero. In the CMOS process, the on-chip inductors have serious parasitic effect and the resistance variation is serious. The LC ladder can't be implemented by simply putting some RLC components, especially when the circuit is used for high frequency application. The LC ladder filter has good sensitivity property. In previous chapter, the transconductor is introduced in the form of inductors or resistances. The detail transfer function of 5<sup>th</sup> elliptic LC ladder filter is analyzed in Appendix A.

## 4.2 LC Gm-C filter

As mentioned above, the variation of on-chip resistors is critical. And passive inductor has parasitic resistance which can't achieve a high Q and high frequency zeros in the CMOS process. Since these restrictions are serious, the passive element must be replaced by analog circuits. Although circuits need power to boost and have worse linearity, there are many circuit technique to increasing linearity in last chapter. Figure 4.2 & 4.3 show the common replacement of resistance and inductance by Gm blocks.




Figure 4.2 Differential Gm connected as resistance




Figure 4.3 Differential Gm connected as inductance by gyrator approach

The Gm block has non-ideal effects which are finite output impedance and RHP-zero.

When Gm is connected as passive element, it will add parasitic components as shown in

Figure 4.4 and 4.5. In order to reduce  $g_o$  and increase  $\tau$ , the Gm should be design by a simple structure with some circuit to increase  $R_{out}$ .




Figure 4.4 resistor implemented by non-ideal Gm with finite  $1/g_o$  and RHP-zero




Figure 4.5 Inductor implemented by non-ideal Gm with finite (a) Rout (b) RHP-zero

The gyrator using integrator has  $-90^\circ$  phase shift, but in chapter 3 the integrator shows very poor behavior at low and high frequency. That is, the phase of the integrator is very far from being  $-90^\circ$  for frequency  $f \ll f_{\text{int}3\text{db}}$  and  $f \gg f_{\text{RHP\_zero}}$ . We can analyze simple gyrator shown in Figure 4.6. From (4.1) we can draw  $R_{\text{in}}$  V.S. frequency plot. The curve has two corners which point to  $G_m f_{\text{int}3\text{db}}$  and  $f_{G_m\text{BW}}$ , respectively. When signal frequency is low ( $f \ll f_{\text{int}3\text{db}}$ ), the gyrator acts as resistor with the value depends on  $R_{\text{out}}$  of the Gm. Even at DC frequency, the resistor only causes little loss without changing response. But when signal frequency is high ( $f \gg f_{\text{RHP\_zero}}$ ), it does not matter whether the phase of the integrator is still  $-90^\circ$  or not : the capacitors connected to the filter nodes will short circuit them because their impedance goes to zero, whether the integrator performs well or poorly, and we will get the

typical attenuation of the signal at high frequencies.




Figure 4.6 Non-ideal Gm effects the inductor

$$V_x \times [gm(1-s\tau) \times \frac{1}{sC+g_o}] \times [-gm(1-s\tau)] = -I_x$$

$$R_{in} = \frac{V_x}{I_x} = \frac{sC+g_o}{gm^2(1-s\tau)^2} \quad (4.1)$$

Another question will rise if the Gm output impedance is too “negative” and the Gm will have the right-half-plane zero. For a stand-alone integrator, it could become unstable. Even so, a gyrator built with Gm blocks will remain stable. This is owing to the feedback loops inherent to a filter constructed with gyrators as shown in Figure 4.7. It can be found that gyrator based inductor input impedance  $R_{in}$  is negative at zero frequency. But when the inductor lies in LC ladder filter, the filter response at DC will be stable due to the input/output impedance of the filter shown in Figure 4.8. That is the Gm could be designed at negative output impedance which is not too far from zero.






Figure 4.7 Negative impedance at DC frequency




Figure 4.8 LC ladder low frequency gain with negative impedance

After element replacement, the filter has changed from Figure 4.1 to Figure 4.9. Input current source is made by  $G_m$  for its high input resistance. Grounded resistance is replaced by circuit shown in Figure 4.2. The floating inductor is made of at least four  $G_m$ . The circuit has to connect output buffer in order to load high capacitance measure equipment. The simple common source follower can be used as a buffer design for its excellent frequency response.




Figure 4.9 the 5<sup>th</sup> elliptic ladder filter using Gm-C technique

The internal nodes gain may be a serious problem since it could be higher than output gain. And for UWB receiver, the filter is the last element in receiver path. The filter input swing is very large. If the internal node swing is higher than output swing, the Gm blocks may saturate and reduce dynamic range. The reason of internal node peaking is that it is band pass transform function in Figure 4.10(b). The analysis is assumed using 3<sup>rd</sup> elliptic Gm-C filter with ideal Gm and filter has the same input/output impedance. Since the most serious internal node peaking comes from the two capacitors of gyrator circuits, there must have some adjustment. In Figure 4.10 (a), the X & Y are defined by the connection with internal capacitor. The output of X and the input of Y connect with the internal capacitor. For a desired inductor value with minimum power and acceptable process variation, the internal capacitor can be chosen as 0.4pf. Then the product of X and Y is known as  $4gm^2$  and the gm is the transconductance of unit Gm since this can relax the design complexity and variation. Figure 4.10(b) is the internal nodes magnitude response when  $X = Y = 2gm$ . We can see Vb has magnitude about 3 times larger than Va in the pass band and this ratio is decided by X &

Y. Consider all the information, the X/Y ratio can be found as 1/4 in Figure 4.10(c). After adjustment, the result can be shown in Figure 4.11 and we can see all the internal response is less than one except a little higher in the pass band edge.





Figure 4.10 Adjust gm value in gyrator




Figure 4.11 after adjusting X & Y

The LC ladder can also change to equal-ripple filter in Figure 4.12. The filter has higher cutoff frequency than elliptic filter since the filter does not need high frequency zeros. The magnitude response will be compared in section 4.4.




Figure 4.12 the 5<sup>th</sup> equal-ripple LC ladder filter using Gm-C technique

### 4.3 Sensitivity



We have to be concerned with a problem: components with exact design will generally not be available. Maybe there are just desired components with exact value in the laboratory, but it's generally impossible or too expensive in CMOS process. So the sensitivity has to be analyzed especially when designing high frequency filter with high quality factor.

The definition of sensitivity of equation T with respect to x:

$$S_x^T = \frac{\partial T / T}{\partial x / x} = \frac{x}{T} \frac{\partial T}{\partial x} = \frac{\partial \ln T}{\partial \ln x} \quad \left( \text{for } d(\ln u) = \frac{du}{u} \right) \quad (4.2)$$

Sensitivity is the ratio of the relative error of the function T(s) to the relative component error

From 5<sup>th</sup> order elliptic transfer function of (2.1):

$$\begin{aligned}
 T(s) &= \frac{N(s)}{D(s)} = A \frac{(s^2 + \alpha_0)(s^2 + \alpha_1)}{s^5 + \beta_4 s^4 + \beta_3 s^3 + \beta_2 s^2 + \beta_1 s + \beta_0} \\
 &= A \frac{(s - z_1)(s - z_2)(s - z_3)(s - z_4)}{(s - p_1)(s - p_2)(s - p_3)(s - p_4)(s - p_5)}
 \end{aligned} \tag{4.3}$$

where A is constant and  $z_1 \& z_2, z_3 \& z_4, p_2 \& p_3, p_4 \& p_5$  are conjugate.

To calculate the sensitivities to an element x by using (4.2) and (4.3):

$$\begin{aligned}
 S_x^{T(s)} &= \frac{\partial \ln T(s)}{\partial \ln x} = \frac{\partial \ln \left( \frac{N(s)}{D(s)} \right)}{\partial \ln x} = \frac{\partial \ln N(s)}{\partial \ln x} - \frac{\partial \ln D(s)}{\partial \ln x} \\
 &= S_x^A + x \frac{\partial}{\partial x} \{ [\ln(s - z_1) + \dots + \ln(s - z_4)] - [\ln(s - p_1) + \dots + \ln(s - p_5)] \} \\
 &= S_x^A - \left[ \frac{x \frac{\partial z_1}{\partial x}}{s - z_1} + \dots + \frac{x \frac{\partial z_4}{\partial x}}{s - z_4} \right] + \left[ \frac{x \frac{\partial p_1}{\partial x}}{s - p_1} + \dots + \frac{x \frac{\partial p_5}{\partial x}}{s - p_5} \right] \\
 &= S_x^A - \left[ \frac{z_1 S_x^{z_1}}{s - z_1} + \dots + \frac{z_4 S_x^{z_4}}{s - z_4} \right] + \left[ \frac{p_1 S_x^{p_1}}{s - p_1} + \dots + \frac{p_5 S_x^{p_5}}{s - p_5} \right]
 \end{aligned} \tag{4.4}$$

The deriving function is assumed all zeros and poles are functions of the component x of concern. If any  $z_i$  or  $p_i$  is independent of x, the corresponding sensitivity term is set to zero.

(4.4) can be observed that the sensitivity becomes large near all the zeros and all the poles.

For low pass filter the transfer function zeros are normally in the stop band, so it needs to be less concerned with the zeros. The filter DC gain is constant, so the sensitivity is always zero.

By neglecting all remaining terms:

$$S_x^{H(s)} \approx \frac{p_1 S_x^{p_1}}{s - p_1} + \dots + \frac{p_5 S_x^{p_5}}{s - p_5} \tag{4.5}$$

When  $s = j\omega$  and moving along the  $j\omega$ -axis, the  $S_x^{H(s)}$  becomes large each time we move past a zero or pole because the denominator terms  $s - p_1$  and  $s - z_1$  are small. The sensitivities are normally largest at the pass band corner since in it the pole quality is the largest in Figure 2.3.

The sensitivity analysis of LC ladder filter can be found by a simple power relation. Assume ideal passive LC ladder filter will not have power dissipation for inductors and capacitors. In Figure 4.13, the power delivered by the source  $V_s$  to the filter, this means to the right terminal of  $V_1$ :

$$P_1 = |I_1(j\omega)|^2 \operatorname{Re} Z_{in}(j\omega) \quad (4.6)$$

where  $I_1$  is the current through  $R_{in}$  and  $Z_{in}$  is the impedance seen into the filter at  $V_1$ . The maximum value of  $P_1$  is when  $Z_{in} = R_{in}$  and then  $V_1 = V_s / 2$ ,  $P_1$  will be:

$$P_{1,\max} = \frac{|V_s(j\omega)|^2}{4R_{in}} \quad (4.7)$$

The power delivered to the load  $R_o$  is :

$$P_{out} = \frac{|V_{out}(j\omega)|^2}{R_o} \quad (4.8)$$




Figure 4.13 the 5<sup>th</sup> elliptic LC ladder filter working between  $R_{in}$  and  $R_o$

Since the filter is passive, the power ratio  $|H(j\omega)|^2$  is at most equal to one and is obtained

by (4.6) and (4.7):

$$|H(j\omega)|^2 = \frac{P_{out}}{P_{1,max}} = \frac{4R_{in}}{R_o} \left| \frac{V_{out}(j\omega)}{V_s(j\omega)} \right|^2 = \frac{4R_{in}}{R_o} |T(j\omega)|^2 \leq 1 \quad (4.9)$$

Take square root of (4.8) and replace  $j\omega$  by  $s$ :

$$H(s) = 2 \sqrt{\frac{R_{in}}{R_o}} T(s) \quad (4.10)$$

The attenuation can be found from (4.3) & (4.9):

$$\alpha(\omega, x) = 20 \log \frac{1}{|H(j\omega)|} \geq 0 \quad \text{for } |H(j\omega)| \leq 1 \quad (4.11)$$

At some frequencies like  $\omega_r$ ,  $|H(j\omega_r)| = 1$  and  $|\alpha(j\omega_r)| = 0$  and since this is the maximum and minimum respectively. So it is clear that:

$$\frac{\partial H(j\omega_r, x)}{\partial x} = 0 \quad \text{and} \quad \frac{\partial \alpha(j\omega_r, x)}{\partial x} = 0 \quad (4.12)$$

(4.11) follows that the sensitivity functions are zero at the frequencies at which

$|\alpha(j\omega, x)| = 0$  and  $|H(j\omega, x)| = 1$ . Since the value of  $\alpha_{max}$  remain small throughout

the pass band, the sensitivity can also remain small over the pass band. Although the sensitivity could be large in the stop band, the requirement for the loss in stop band is less concerned. Such excellent sensitivity behavior has intrinsic advantage over active filter based on passive ladder type. So the LC ladder topology based Gm-C filter still has excellent sensitivity.





# Chapter 5


## Filter Implementation and Measurement

In the last chapter the analysis of filter has been completed. In this chapter the filter simulation, implementation and measurement will be discussed. The simulation result of Gm and filter will be introduced in Section 5.1. Circuit layout and some layout skills will be shown in Section 5.2. After layout the package and measurement plan is described at Section 5.3. The measurement result and comparisons will be given in the final section



### 5.1 Simulation Result

The Gm simulation result is shown in Figure 5.1(a), and Gm is flat within  $\pm 0.375$  Volt. The value of Gm is 0.529mA/V. (b) is Gm integrator with 0.5pf load and show DC voltage gain with 49.2dB. The integrator has  $f_{3db} = 571$  kHz,  $f_T = 146$  MHz, and  $f_{RHP-zero} = 47.6$  GHz with their phase at  $-45^\circ$ ,  $-90^\circ$ , and  $-135^\circ$  respectively.



(a) Iod & Gm vs. input signal

(b) Gm integrator with 0.5pf load

Figure 5.1 Gm and Integrator simulation result

Table 5.1 shows the Gm integrator comparison with specification and the post-simulation has little  $f_T$  since post simulation considers parasitic capacitance. And the design of filter should be adjusted to meet original response.

Parameters	Specification	Pre-Simulation	Post-Simulation
DC voltage gain	45 dB	58 dB	49.2dB
Unit-gain frequency	165MHz	166 MHz	146 MHz
Integrator 3dB freq.	500 kHz	11 kHz	571 kHz

Table 5.1 Gm integrator comparison with specification




Figure 5.2 Buffer magnitude response

The buffer magnitude response is shown in Figure 5.2. The DC gain is -1.87dB with 3dB frequency @ 1.65GHz

The Figure 5.3 shows the 5<sup>th</sup> order elliptic ladder filter magnitude response. The pass band loss is about 3dB due to buffer loss. For the transition band, there is -12.1dB loss @260MHz, -36.9dB loss @300MHz The cutoff frequency is 248MHz with 0.92dB pass band ripple. The power dissipation of this filter is 32.25mW (including buffer).




Figure 5.3 The 5<sup>th</sup> elliptic low pass filter simulation result (post-sim)

The 5<sup>th</sup> order equal-ripple LPF simulation result is shown in Figure 5.4. The cutoff frequency is about 480MHz. The  $f_{3dB}$  of equal-ripple is higher than that of elliptic since the elliptic must generation high frequency zeros in stop band. Even so, the equal-ripple filter is not suitable for UWB systems due to its gradual transition band.





Figure 5.4 the 5<sup>th</sup> order equal-ripple low pass filter simulation result (pre-sim)



(a) Input @20MHz

(b) Input @200MHz

Figure 5.5 Transient & Harmonic Balance analysis with Vpeak=0.4Volt

The harmonic balance and transient analysis for elliptic filter are shown in Figure

5.5. Transient analysis shows timing graph and the circuit oscillation can be found in it. The graph also shows different output swing because of the ripple in pass band. The total harmonic distortion (THD) of (a) is -41.08dB, -47.65dB in (b). The THD is better when input signal is at higher frequency since the 3<sup>rd</sup> harmonic lies in stop band.

The filter comparison among specification, pre-simulation, and post-simulation is listed in Table 5.2. Although THD is worse than specification, the THD needs for 5bit ADC is about -32dB. The post-sim result is still suitable for UWB system.

Parameters	Specification	Pre-Simulation	Post-Simulation
<b>3dB frequency</b>	245MHz	246MHz	248 MHz
<b>loss @ 260、300MHz</b>	-12dB,-20dB	-17.11dB, <-40dB	-12.1dB ,-36.9dB
<b>THD @ 0.4Vpp</b>	-40dB	-41.7dB	-35.2dB
<b>Pass band ripple</b>	1dB	0.635dB	0.92dB

Table 5.2 Filter comparison with specification

Table 5.3 is the comparisons with other filters. And dynamic range (DR) is defined

as:

$$DR = 20 * \log\left(\frac{V_{i_{\max}}}{\sqrt{v_{ni}^2}}\right) \quad (5.1)$$

Where  $V_{i_{\max}}$  is maximum undistorted root-mean-square value of  $V_{in}$  with THD=1% and

$\sqrt{v_{ni}^2}$  is input-referred noise.

In order to compare many filters with different specification, the figure-of-merit (FOM) is

defined as below:

$$FOM = 10 \log\left(\frac{P_{diss}}{8kT \cdot f_{3dB} \cdot N \cdot DR}\right) \quad (5.2)$$

Where  $P_{diss}$  is power consumption,  $f_{3dB}$  is cutoff frequency,  $N$  is the order of the filter,


and  $DR$  is the dynamic range.

	Technique	Bandwidth	Topology	Power	DR(dB)	V <sub>DD</sub>	FOM(dB)
This work	0.18 $\mu$ m	241MHz	5 <sup>th</sup> elliptic	29.16mW	58.4dB	1.8V	59.75dB
[6]	0.18 $\mu$ m	1GHz	5 <sup>th</sup> elliptic	90mW	64dB	1.8V	55.35dB
[4]	0.8 $\mu$ m	60MHz	3 <sup>rd</sup> elliptic	12mW	57dB	2.7V	64.54dB
[5]-1	0.5 $\mu$ m	29.6MHz	3 <sup>rd</sup> elliptic	39.9mW	76dB	5V	63.28dB
[5]-2	0.5 $\mu$ m	29.9MHz	3 <sup>rd</sup> elliptic	46.2mW	77dB	5V	63.42dB

Table 5.3 Comparison with other filters

## 5.2 Circuit Layout

The layout of Gm block is shown in Figure 5.6(a) and the size is 40 $\mu$ m $\times$ 37 $\mu$ m. The Gm MOS size is chosen small to reduce parasitic capacitance. Figure 5.6(b) is the output buffer with the size of 71 $\mu$ m $\times$ 62 $\mu$ m. The buffer is the power hungry element, and the layout should be stressed on the current driving capacity.



(a) Gm block

(b) Buffer block

Figure 5.6 Layouts of Gm and Buffer

The connection between other Gm blocks should be Metal3 and Metal2 with Metal1 as ground. Although the parasitic capacitance would be large than that without Metal1, the parasitic capacitance is more accurate. If the differential signal changes from Metal2 to Metal3, the two differential signal lines would not have the same parasitic capacitance as in Figure 5.7 (a). Since Gm output is current, the different capacitance will have different output voltage. The layout can be redrawn as (b), and then the parasitic capacitance will almost be equivalent.




Figure 5.7 Symmetry layout

Figure 5.8 is the layout of 5<sup>th</sup> order elliptic Gm-C low pass filter with the area of 850 $\mu\text{m}$ x300 $\mu\text{m}$ . The connection among all the Gm should be as close as possible to reduce parasitic capacitance of signal line. The filter has been packaged in SPIL QFN-20 in favor of measurement.




Figure 5.8 Layout of the 5<sup>th</sup> order elliptic low pass filter

### 5.3 Package and Measurement Plane

Electrostatic discharges (ESD) lies in I/O pins and using device to protect circuits form high-voltage, high-current stresses. The stresses can cause reliability failure in short time and the I/O circuitry of a chip would not work properly. ESD protection circuits provide low resistance paths under high-voltage conditions to dissipate the energy in ESD pulses, while in normal condition the ESD circuits would not function. The voltage limit the toleration of gate oxide voltage is only about 5V in 0.18 $\mu$ m process. If there were not any ESD protection circuits the gate oxide will be broken easily. Figure 5.9 shows the most popular ESD protection circuits. Diode chain protection provides ESD path through VDD or GND, and a large gate ground NMOS will break down once a large potential across the VDD and GND, and induces the charge in VDD flows through NMOS to GND.






Figure 5.9 ESD protection circuits

The gate ground MOS shall prevent lightly-doped-drain which is common in deep submicron process. The distance between drain contact and boundary of gate and diffusion must be enlarged to sustain higher static charge. Contacts on guard ring are also avoided because that makes the break down of ESD device harder. The ESD circuits provided by UMC ensure 3.6kV in human body mode (HBM) test but induce about 40fF nonlinear capacitance in each pad.




Figure 5.10 Simplified package model

Figure 5.10 shows the simplified package model for each pin. Each pin has a finite self-inductance with 1-nH. Multiple bond wires and pins are used to decrease the equivalent inductance and resistance on the VDD and ground pins. A large on-chip capacitor, which is

composed of four MIM capacitors in this chip, is used to stabilize the difference between VDD and ground, and reduces the risk of inter-stage coupling. Electrostatic discharge (ESD) may result in CMOS devices permanent damage without protection circuits.




Figure 5.11 Package pin assignment

Figure 5.11 is the QFN20 package pin assignment and the IC is packed by SPIL. The chip is differential input / differential output. The un-label pads are not connected since the lower part of chip is used as on-wafer test-key.

Fig 5.12 shows the PCB schematic design and we can see the bias path has two capacitors connected to ground. Higher value capacitor is near power supply and lower value is near the chip. The capacitors are using to filter out supply noise. Fig 5.13 shows the PCB layout based on Figure 5.12 and the design is achieved by using Protel PCB. There are four Metal layers for our PCB. The signal path has to put on top Metal and bias path can be put on any layers.




Figure 5.12 PCB Schematic




Figure 5.13 PCB layout

For measuring the timing and frequency domain parameters, the equipments needed to perform the measurement as listed below: Power Supply x 4, Spectrum Analyzer x 1, Oscilloscope x 1, and ESG x1. The measurement plan is shown in Figure 5.14. There needs two transformers for the purpose of converting differential to single end. The transformer Ohm ration is 1:4. That is, the transformer can convert 200Ohm impedance to 50Ohm. So it needs two 100 Ohm in series. Input signal uses AC couple while R1 can separate signal to ground.

The oscilloscope is used to measure most of the static parameters. Such as output swing and timing signal waveform. The spectrum analyzer is used to measure most of the frequency domain parameters, like magnitude response, total harmonic distortion (THD), one db compression point ( $P_{1db}$ )





Figure 5.14 Measurement Plan


## 5.4 Measurement Result and Comparison

### 5.4.1 Magnitude Response

The magnitude response has 226 MHz bandwidth for -10dBm input as shown in Figure 5.15. The pass band gain is -4.07 dB with  $\pm 1.32$  dB passband ripple. The additional loss comes from transformer and transmission line. The chip consumes 24 mA, that is, the power dissipation is 43.2mW. The difference is due the device variation since the Gm cells and capacitors are designed small in favor of high frequency application.



(a) Measurement Result



(b) Post-Simulation Result

Figure 5.15 Magnitude Response




Figure 5.16 Cutoff frequency measurement results

Figure 5.16 shows the cutoff frequency measurement results. The filter cutoff frequency depends on capacitance will vary in magnitude response. Although the minimum node capacitance has been chosen as 0.4pf, the layout parasitic capacitance which comes from the metal line is about 0.15pf. Then the MIM capacitance is only about 0.25pf which the variation will become more serious. The average value of cutoff frequency is about 225MHz.

The magnitude response with low frequency is shown as Figure 5.17. Since the ESG generates signal as low as 250 kHz. The magnitude response ranges from 250 kHz to 20 MHz. The input signal is AC couple through a RC which sets frequency at 120 kHz, so the magnitude will have little loss at 250 kHz.




Figure 5.17 magnitude response with -10dBm input (250 kHz ~ 20MHz)



## 5.4.2 Harmonic Distortion

### Post Layout Simulation Result:

harmonic no	frequency (hz)	fourier component	normalized component	phase (deg)	normalized phase (deg)
1	20.0000x	140.7406m	1.0000	160.5724	0.
2	40.0000x	2.0230m	14.3737m	-161.5176	-322.0900
3	60.0000x	2.2857m	16.2407m	111.8493	-48.7232
4	80.0000x	35.1593u	249.8162u	24.6367	-135.9357
5	100.0000x	99.4372u	706.5278u	-45.4337	-206.0061
6	120.0000x	20.2312u	143.7485u	-103.0937	-263.6661
7	140.0000x	48.6187u	345.4488u	73.0392	-87.5332
8	160.0000x	2.0803u	14.7808u	77.0732	-83.4992
9	180.0000x	5.3108u	37.7347u	60.6612	-99.9112

total harmonic distortion = 2.1704 percent




Figure 5.18 Spectrum and transient response with 0.4Vpeak input at 20MHz

harmonic no	frequency (hz)	fourier component	normalized component	phase (deg)	normalized phase (deg)
1	200.0000x	107.9739m	1.0000	-26.8116	0.
2	400.0000x	880.4545u	8.1543m	120.5986	147.4102
3	600.0000x	368.3383u	3.4114m	-155.0823	-128.2707
4	800.0000x	56.4913u	523.1937u	129.2196	156.0312
5	1.0000g	9.5287u	88.2498u	-10.6237	16.1879
6	1.2000g	3.2470u	30.0718u	18.5789	45.3905
7	1.4000g	3.1986u	29.6234u	-146.6536	-119.8420
8	1.6000g	659.5417n	6.1083u	-67.0020	-40.1904
9	1.8000g	1.4317u	13.2597u	-173.6146	-146.8030

total harmonic distortion = 885.5164m percent




Figure 5.19 Spectrum and transient response with 0.4Vpeak input at 200MHz

### Measured Result:




Figure 5.20 Measured spectrum and transient response with 0.4Vpeak input at 200MHz




Figure 5.21 Measured spectrum and transient response with 0.4Vpeak input at 200MHz




The simulation input signal is 0.4V<sub>peak</sub>, the input signal is chosen as 3dBm after canceling the input transformer loss. Summarize from Figure 5.18 to Figure 5.21 the harmonic distortion analysis be listed as Table 5.4.

	Figure 5.18	Figure 5.19	Figure 5.20	Figure 5.21
Total Harmonic distortion	-33.27dB	-41.06dB	-23.38dB	-41.28dB
Output swing (V <sub>p-p</sub> )	554 mV	430 mV	334 mV	279 mV


Table 5.4 Harmonic Distortion Analysis

Since differential to single end needs output transformer which has loss about 3dB, the measured output swing is less than post layout simulation.




### 5.4.3 One dB compression point

The one dB compression point ( $P_{1dB}$ ) shows in Figure 5.22. (a) and (b) are input  $P_{1dB}$  at 20MHz and 200MHz. Their values are 1.5 dBm and -1.1 dBm respectively.



(a)  $P_{1dB}$  @ 20MHz input



(b)  $P_{1dB}$  @ 200MHz input

Figure 5.22 One dB compression point ( $P_{1dB}$ )

## 5.4.4 Comparison

Table 5.5 is the comparison of filter with measurement, specification and post-sim. The 3dB frequency and pass band ripple do not meet specification. The reason is process variation and mismatch.

Parameters	Specification	Post-Simulation	Measurement
<b>3dB frequency</b>	245MHz	248 MHz	226 MHz
<b>loss @ 260 ∙ 300MHz</b>	-12dB, -20dB	-12.1dB , -36.9dB	-15.5dB , <40dB
<b>Power dissipation</b>	30mW	32.25mW	43.2mW
<b>Pass band ripple</b>	1dB	0.92dB	1.32dB

Table 5.5 Filter comparison with specification



In order to compare many filters with the same FOM, the Dynamic Range can be obtained by  $P_{1dB}$  as (5.3):

$$DR = P_{1dB} - P_{mdos} \quad (5.3)$$

The  $P_{mdos}$  is minimum detectable output power (dBm) and is defined as:

$$P_{mdos} = P_o + 10\log(BW) + NF + X(\text{dB}) + G_a(\text{dB}) \quad (5.4)$$

Where  $P_o$  =Noise floor = -174dBm/MHz

$BW$  = Device Operating bandwidth (Hz)

$NF$  = Device Noise figure (dB)

$X$  = 3dB typically

$G_a$  = Device gain (dB)




Figure5.23 Noise figure analysis

Figure 5.23 is noise figure analysis, the noise figure is 32.292dB with -5.818

passband gain. Then the dynamic range can be calculated:

$$\begin{aligned}
 DR &= P_{1dB} - P_{mdos} \\
 &= -1.1 + 174 - 83.54 - 32.292 - 3 + 4.07 \\
 &= 58.138\text{dB}
 \end{aligned}$$

Take (5.2) to calculate FOM, the filter comparisons with measurement can be list as

Table 5.6.


	Technique	Bandwidth	Topology	Power	DR(dB)	V <sub>DD</sub>	FOM(dB)
This work	0.18 $\mu\text{m}$	226MHz	5 <sup>th</sup> elliptic	43.2mW	58.14dB	1.8V	61.55dB
[6]	0.18 $\mu\text{m}$	1GHz	5 <sup>th</sup> elliptic	90mW	64dB	1.8V	55.35dB
[4]	0.8 $\mu\text{m}$	60MHz	3 <sup>rd</sup> elliptic	12mW	57dB	2.7V	64.54dB
[5]-1	0.5 $\mu\text{m}$	29.6MHz	3 <sup>rd</sup> elliptic	39.9mW	76dB	5V	63.28dB
[5]-2	0.5 $\mu\text{m}$	29.9MHz	3 <sup>rd</sup> elliptic	46.2mW	77dB	5V	63.42dB

Table 5.6 Filter comparisons with measurement

# Chapter 6

## Conclusion and Future Work

This thesis has presented a high linear transconductor employing negative impedance load for high frequency UWB LPF. It has enabled the implementation of a 226 MHz high speed LPF in a  $0.18 \mu\text{m}$  CMOS technology. This topology has been applied to the analog front-end for the UWB direct conversion receiver & transmitter which perform high speed, high linearity and wide bandwidth. In conclusion, the key contributions presented in previous chapters are summarized below.



### 6.1 Conclusion

A high linear transconductor employing negative impedance load for high frequency UWB LPF has been presented in Chapter 3 & Chapter 4. These techniques improve the linearity and improve the harmonic distortion. Using negative impedance load makes the filter suitable for high frequency. The LPF circuit implemented in  $0.18\text{-}\mu\text{m}$  CMOS process shows a 226 MHz bandwidth in Chapter 5. The filter provides a cutoff frequency of 226 MHz and pass

band ripple of  $\pm 1.32\text{dB}$  while drawing  $43.2\text{ mW}$  from a  $1.8\text{-V}$  supply. If for a SOC application, the buffer is not needed to drive an ADC and the power consumption will be about  $36.2\text{mW}$  from a  $1.8\text{-V}$  supply. Compare the filter with other spec. in Chapter 5. This topology is applied to the RF front-end design for the UWB direct conversion transceiver.

## 6.2 Recommendations for Future Work

To increase the accuracy of this filter, the quality tuning and frequency tuning circuit can be combined in the filter [15] [16] [17]. In the VCO tuning loop both frequency and quality factors can be tuned. The VCO consists of two integrators and its frequency and quality factor can be controlled. Figure 6.1 shows the Master-Slave frequency tuning technique by PLL. The circuit generates the control voltage ( $V_{\text{tune}}$ ) which makes the frequency of VCO based on Gm-C gyrator is equal to the reference frequency. By this control voltage, the cutoff frequency of the filter can be set to the desired value. A quality factor adjustment circuit is also designed to compensate for the parasitic resistance shown in Figure 6.2.

There are three cases for the Q-tuning loop:

(a) If the integrators of the VCO have phase lead at the oscillating frequency  $\omega_0$  ( $1/Q_{\text{int}}(\omega_0) > 0$ ), the poles of the VCO are in the left complex half-plane. The VCO output is a sine wave with exponentially decreasing amplitude.

(b) If the integrators of the VCO have phase lag at  $\omega_0$  ( $1/Q_{\text{int}}(\omega_0) < 0$ ), the poles of the

VCO are in the right complex half-plane. The VCO output is a sine wave with exponentially increasing amplitude.

(c) Finally if the integrators of the VCO have no phase error at  $\omega_0$  ( $1/Q_{int}(\omega_0) = 0$ ), the poles of the VCO are in  $j\omega$  axis. The VCO output is a sine wave with constant amplitude.

The Q-tuning loop controls the amplitude of the VCO in a way that it will oscillate with a constant amplitude at infinite  $Q_{int}(\omega_0)$ .




Figure 6.1 Frequency tuning technique




Figure 6.2 Quality tuning technique

The other way to reduce the transconductance variation due to threshold-voltage variation is to use a threshold-voltage compensation circuit [18]. Figure 6.3 shows a conventional current source with threshold voltage compensation. Neglect the channel length

modulation, the current source  $I_2$  can be expressed as:

$$I_2 = k_2(V_X - V_{t2})^2 = k_2 \left( V_a + V_{t_{c1}} - V_{t2} + \sqrt{\frac{I_{c1}}{k_{c1}} \frac{L_{c1}}{W_{c1}}} \right)^2 \quad (6.1)$$

Then the current source is varied with the difference between  $V_{t_{c1}}$  and  $V_{t2}$  rather than  $V_{t2}$ .

If the transistors  $M_{c1}$  and  $M_2$  are locally matched, the current  $I_2$  is independent of the threshold voltages.




Figure 6.3 bias circuit using threshold compensation technique




Figure 6.4 the filter magnitude response with four transistor corner cases






Figure 6.5 after adding voltage threshold compensation biasing circuit

If we consider the four transistor corner cases the cutoff frequency will vary from 200MHz (SS) to 270MHz (FF) as shown in Figure 6.4. After adding voltage threshold compensation biasing circuit, the SF & FS cases will be restrained in Figure 6.5. The implementation of this bias skill or other tuning networks will be in the Future works.

The LC ladder topology can be used as broadband matching. The original method of LC ladder filter depends on the input / output impedance as shown in Figure 6.6. The synthesis steps are to match input impedance to output impedance. If the LC filter load impedance is the circuit input like Distributed Amplifier (DA), the difference of is that the DA input impedance would change with frequency. The principle of broadband matching can make the DA input equal to source impedance with a wide frequency range. The theory of broadband matching may not suit for receiver for the lack of NF optimization and detail analysis can be found in [19].




Figure 6.6 LC ladder can be used to match complex load

For high frequency applications, all the Gm blocks have to be implemented with high output impedance and high quality factor. Since the negative impedance load can increase differential gain and make common mode gain less than one, besides it doesn't cost additional power. If the Gm block have RHP-zero about one hundred times higher than the most high frequency pole or zero, adding negative impedance to other Gm is suitable for high frequency filter.



# Appendix A

## Symmetric & Un-symmetric Differential Pair

The cross-coupled quad cell can be shown in Figure A.1. Assume all the MOSFET are in the saturation region and neglect body effect. The square-law function can be characterized as:




Figure A.1 Cross-coupled quad cell

Neglect channel length modulation and second-order effects in this analysis, the pair M1 and M2 in Figure A.1 can has relation as:

$$v_p - v_n = \sqrt{\frac{I_{D1}}{k}} - \sqrt{\frac{I_{D2}}{nk}} \quad (\text{A.2})$$

Squaring the two sides of (A.2) and for the relation that  $I_{D1}+I_{D2} = (n+1)I$ , then (A.2)

becomes:


$$(v_p - v_n)^2 = \left( \sqrt{\frac{I_{D1}}{k}} - \sqrt{\frac{I_{D2}}{nk}} \right)^2 = \frac{I_{D1}}{k} - \frac{2}{k} \sqrt{\frac{I_{D1}I_{D2}}{n}} + \frac{I_{D2}}{nk} \quad (\text{A.3})$$

After some arrangements for (A.2):

$$k(v_p - v_n)^2 - I_{D1} - \frac{I_{D2}}{n} = -2\sqrt{\frac{I_{D1}I_{D2}}{n}} \quad (\text{A.4})$$

Squaring the two sides of equation (A.4), and recognizing that  $I_{D1}+I_{D2} = (n+1)I$ ,  $v = (v_p - v_n)$ .

(A.4) can be obtained:



$$\begin{aligned} (kv^2 - I_{D1} - \frac{I_{D2}}{n})^2 &= 4\frac{I_{D1}I_{D2}}{n} = \frac{1}{n} [(I_{D1} + I_{D2})^2 - (I_{D1} - I_{D2})^2] \\ \Rightarrow (I_{D1} - I_{D2})^2 &= -n \left( kv^2 - I_{D1} - \frac{I_{D2}}{n} \right)^2 + (I_{D1} + I_{D2})^2, \quad I_{D1} = I + i_1, I_{D2} = nI - i_1 \\ \Rightarrow (I + i_1 - nI + i_1)^2 &= [(1-n)I + 2i_1]^2 = -n \left[ kv^2 - I - i_1 - \frac{nI - i_1}{n} \right]^2 + (I + i_1 + nI - i_1)^2 \\ &= \frac{-n(knv^2 - nI - ni_1 - nI + i_1)^2}{n^2} + (1+n)^2 I^2 \\ \Rightarrow (1-n)^2 I^2 + 4(1-n)I \cdot i_1 + 4i_1^2 &= \frac{-[n(kv^2 - 2I) + i_1(1-n)]^2}{n} + (1+n)^2 I^2 \\ \therefore 4(1-n)I \cdot i_1 + 4i_1^2 &= 4nI^2 - \frac{n^2(kv^2 - 2I)^2 + 2n(kv^2 - 2I) \cdot i_1(1-n) + i_1^2(1-n)^2}{n} \quad (\text{A.5}) \end{aligned}$$

After calculating (A.5):

$$\begin{aligned}
& \left[ 4 + \frac{(1-n)^2}{n} \right] i_1^2 + (1-n)[4I + 2(kv^2 - 2I)] \cdot i_1 = 4nI^2 - n(kv^2 - 2I)^2 \\
& \Rightarrow \left[ \frac{(1+n)^2}{n} \right] i_1^2 + (1-n)[2(kv^2)] \cdot i_1 = 4nI^2 - n(k^2v^4 - 4kv^2I + 4I^2)
\end{aligned} \tag{A.6}$$

Multiply the two sides of (A.6) by  $n/(n+1)^2$ :

$$\begin{aligned}
i_1^2 + \frac{n(1-n)}{(n+1)^2} (2kv^2) i_1 &= \frac{4n^2}{(n+1)^2} I^2 - \frac{n^2}{(n+1)^2} (k^2v^4 - 4kv^2I + 4I^2) \\
\Rightarrow \left[ i_1 + \frac{n(1-n)kv^2}{(n+1)^2} \right]^2 &= \frac{n^2(4I^2 - k^2v^4 + 4kv^2I - 4I^2)}{(n+1)^2} + \frac{n^2(1-n)^2k^2v^4}{(n+1)^4} \\
\therefore i_1 - \frac{n(n-1)kv^2}{(n+1)^2} &= \sqrt{\frac{n^2(4kv^2I - k^2v^4)}{(n+1)^2} + \frac{n^2(1-n)^2k^2v^4}{(n+1)^4}} \\
\Rightarrow i_1 &= \frac{n(n-1)kv^2}{(n+1)^2} + \frac{n}{n+1} \sqrt{kv^2(4I - kv^2 + \frac{(1-n)^2kv^2}{(n+1)^2})} \\
\Rightarrow \frac{i_1}{I} &= \frac{n(n-1)v^2}{(n+1)^2} \frac{I}{k} + \frac{n}{n+1} \frac{v\sqrt{k}}{\sqrt{I}} \sqrt{4 - \frac{v^2}{I} + \frac{(1-n)^2v^2}{(n+1)^2} \frac{I}{k}}
\end{aligned} \tag{A.7}$$

Let  $x = v/\sqrt{I/k}$ ,  $\gamma = [n(n-1)]/(n+1)^2$ , (A.7) can be shown as:

$$\begin{aligned}
\frac{i_1}{I} &= \gamma x^2 + \frac{n}{n+1} x \sqrt{4 - x^2 + \frac{(1-n)^2}{(n+1)^2} x^2} \\
&= \gamma x^2 + \frac{4n}{2(n+1)} x \sqrt{1 - \frac{1}{4} x^2 \left(1 - \frac{(1-n)^2}{(n+1)^2}\right)}, \quad \text{let } \alpha = \frac{4n}{(n+1)} \\
&= \gamma x^2 + \frac{\alpha}{2} x \sqrt{1 - \frac{1}{4} x^2 \left(\frac{n^2 + 2n + 1 - 1 + 2n - n^2}{(n+1)^2}\right)} \\
&= \gamma x^2 + \frac{\alpha}{2} x \sqrt{1 - \frac{1}{4} x^2 \frac{4n}{(n+1)^2}}, \quad \text{let } \beta = \frac{n}{(n+1)^2} \\
&= \gamma x^2 + \frac{\alpha}{2} x \sqrt{1 - \beta x^2} \equiv y_1
\end{aligned}$$

(A.8)

For the same reason, we can deduce that:

$$\begin{aligned}\frac{i_2}{I} &= -\gamma x^2 + \frac{\alpha}{2} x \sqrt{1 - \beta x^2} \equiv y_2 \\ i &= i_1 + i_2 \Rightarrow y = \frac{i}{I} = \frac{i_1 + i_2}{I} = y_1 + y_2 = \alpha x \sqrt{1 - \beta x^2}\end{aligned}\quad (\text{A.9})$$

If the input signal level increases, M1 will first enter into cut-off region, that is,

$$\begin{aligned}I_{D1} &= I + i_1 = 0 \\ \therefore i_1 &= -I \quad y_1 = \frac{i_1}{I} = -1 \\ I_{D2} &= nI - i_1 = (n+1)I \Rightarrow kv^2 = \frac{(n+1)I}{n} \Rightarrow \frac{v^2}{\frac{I}{k}} = \frac{(n+1)}{n} \Rightarrow x = -\sqrt{\frac{(n+1)}{n}} \\ \therefore y_1 &= -1 \quad \text{for } x < -\sqrt{\frac{n+1}{n}} \\ y &= -1 - rx^2 + \frac{\alpha}{2} x \sqrt{1 - \beta x^2} \quad \text{for } x < -\sqrt{\frac{n+1}{n}}\end{aligned}\quad (\text{A.10})$$

The input signal level continues to increase, M2 will also cut-off.

$$\begin{aligned}I_{D2} &= nI - i_1 = 0 \quad I_{D1} = (n+1)I \\ \therefore (I_{D1} - I_{D2})^2 &= -n \left( kv^2 - I_{D1} - \frac{I_{D2}}{n} \right)^2 + (I_{D1} + I_{D2})^2 \\ \Rightarrow kv^2 &= I_{D1} = (n+1)I \Rightarrow \frac{v^2}{\frac{I}{k}} = n+1 \Rightarrow x = -\sqrt{n+1}\end{aligned}\quad (\text{A.11})$$

From the above analysis, we can calculate the bounded value of  $y_1$  and  $y_2$  as following shows.

$$y_{12} = \begin{cases} \alpha x \sqrt{1 - \beta x^2}, & \text{for } |x| \leq \sqrt{\frac{n+1}{n}} \\ \left( 1 + rx^2 + \frac{\alpha}{2} x \sqrt{1 - \beta x^2} \right) \text{sgn}(x), & \text{for } \sqrt{\frac{n+1}{n}} < |x| \leq \sqrt{n+1} \\ (n+1) \text{sgn}(x), & \text{for } |x| > \sqrt{n+1} \end{cases}\quad (\text{A.12})$$

Having (A.12) we can determine large-signal transconductance characteristic  $g_{m12}$  by straight forward differentiation.

$$g_{m12} = \begin{cases} \alpha \frac{1-2\beta x^2}{\sqrt{1-\beta x^2}}, & \text{for } |x| \leq \sqrt{\frac{n+1}{n}} \\ 2rx + \frac{\alpha}{2} \frac{1-2\beta x^2}{\sqrt{1-\beta x^2}}, & \text{for } \sqrt{\frac{n+1}{n}} < |x| \leq \sqrt{n+1} \\ 0, & \text{for } |x| > \sqrt{n+1} \end{cases} \quad (\text{A.13})$$

A substantial increase in linearity of CMOS OTA can be obtained by using two unsymmetrical and one symmetrical differential pair as shown in Figure A.2. By proper adding and subtracting output currents in input stage, approximate cancellation of the remaining nonlinearities can be obtained.




Figure A.2 Symmetric & un-symmetric differential pair

The calculation can be easily to obtain the normalized transfer function  $y_d$  of symmetrical differential pair, which is listed below:

$$y_d = \begin{cases} x\sqrt{p(d - \frac{px^2}{4})}, & \text{for } |x| \leq \sqrt{\frac{2d}{p}} \\ d \operatorname{sgn}(x), & \text{for } |x| > \sqrt{\frac{2d}{p}} \end{cases} \quad (\text{A.14})$$

Determine the normalized transconductance characteristic  $g_{md}$  from  $y_d$  :

$$g_{md} = \begin{cases} \sqrt{p} \cdot \frac{d - \frac{px^2}{2}}{\sqrt{d - \frac{px^2}{4}}}, & \text{for } |x| \leq \sqrt{\frac{2d}{p}} \\ 0, & \text{for } |x| > \sqrt{\frac{2d}{p}} \end{cases} \quad (\text{A.15})$$

The normalized transfer characteristic of the OTA is  $y(x)=y_{12}(x)-y_d(x)$ . Respective transconductance characteristic is  $g_m(x)=g_{m12}(x)-g_{md}(x)$ . The final goal is to make  $y(x)$  as linear as possible, which is equivalent to making  $g_m(x)$  as flat as possible. According to equation (A.13) and (A.15),  $g_m$  is fully determined by the three parameters:  $n$ ,  $d$  and  $p$ . Thus, we can impose three conditions upon the characteristics  $g_{m12}$  and  $g_{md}$  in order to determine uniquely the values of  $n$ ,  $d$  and  $p$ .



According to the normalized transfer characteristic, we have the following assumptions

[5]:

1. The value of parameter  $n$  has to be chosen in such a way that  $g_{m12}$  is constant in the right neighborhood of  $x=[(n+1)/n]^{0.5}$
2. The values of  $d$  and  $p$  have to be chosen in such a way that  $g_{md}(x)$  vanished exactly for  $x=\pm[(n+1)/n]^{0.5}$
3. The values of  $d$  and  $p$  have to be chosen in such a way that  $g_{md}(0) = g_{m12}(0) - g_{m12}([(n+1)/n]^{0.5})$ .


From the three assumptions, we can uniquely determining the values of  $n$ ,  $p$  and  $d$  as shown in table A.1.

Table A.1 OTA design parameters

n	p	d
4.236	1.288	0.796

# Appendix B

## LC Ladder analysis



Where  $Y_{2,4} = sC_{1,2}$ ,  $Y_6 = \frac{1}{R_o} + sC_5$ ,  $Z_{3,5} = \frac{sL_{a,b}}{s^2L_{a,b}C_{a,b} + 1}$

Assume no current flows from the output node. The circuit can be analyzed by using

KCL & KVL:

$$I_6 = V_{out} Y_6$$

$$V_4 = I_6 \times Z_5 + V_{out}$$

$$I_3 = V_4 \times Y_4 + I_6 = Y_4 \times V_{out} \times (1 + Z_5 Y_6) + V_{out} Y_6$$

$$V_2 = I_3 \times Z_3 + V_4$$

$$\begin{aligned} I_1 = V_2 \times Y_2 + I_3 &= Y_2 \times [I_3 \times Z_3 + V_4] + Y_4 \times V_{out} \times (1 + Z_5 Y_6) + V_{out} \times Y_6 \\ &= Y_2 \times \{Z_3 \times [Y_4 \times V_{out} \times (1 + Z_5 Y_6) + V_{out} Y_6] + V_{out} \times (1 + Z_5 Y_6)\} \dots\dots\dots (1) \\ &\quad + Y_4 \times V_{out} \times (1 + Z_5 Y_6) + V_{out} \times Y_6 \end{aligned}$$

$$V_s = I_1 \times Z_1 + V_2 \dots\dots\dots (2)$$

From (1) & (2):

$$\begin{aligned}
V_s &= I_1 \times Z_1 + I_3 \times Z_3 + V_4 \\
&= I_1 \times Z_1 + I_3 \times Z_3 + I_6 \times Z_5 + V_{out} \\
&= Z_1 \times \{Y_2 \times \{Z_3 \times [Y_4 \times V_{out} \times (1 + Z_5 Y_6) + V_{out} Y_6] + V_{out} \times (1 + Z_5 Y_6)\} \\
&\quad + Y_4 \times V_{out} \times (1 + Z_5 Y_6) + V_{out} \times Y_6\} \\
&\quad + Z_3 \times \{Y_4 \times V_{out} \times (1 + Z_5 Y_6) + V_{out} Y_6\} \\
&\quad + Z_5 \times V_{out} Y_6 \\
&\quad + V_{out}
\end{aligned}$$

Replace all the Zi & Yi with real element

$$\begin{aligned}
\frac{V_s}{V_{out}} &= 1 + Z_1(Y_2 + Y_4 + Y_6) + Z_3(Y_4 + Y_6) + Z_5 Y_6 + Z_1 Y_2 Z_3 (Y_4 + Y_6) \\
&\quad + Z_5 Y_6 (Z_1 Y_4 + Z_1 Y_2 + Z_3 Y_4) + Z_1 Y_2 Z_3 Y_4 Z_5 Y_6 \\
&= 1 + R_{in} \times (sC_1 + sC_2 + sC_3 + \frac{1}{R_o}) + \frac{sL_a}{s^2 L_a C_a + 1} (sC_2 + sC_3 + \frac{1}{R_o}) \\
&\quad + R_{in} \times sC_1 \frac{sL_b}{s^2 L_b C_b + 1} (sC_3 + \frac{1}{R_o}) + R_{in} sC_1 \frac{sL_a}{s^2 L_a C_a + 1} (sC_2 + sC_3 + \frac{1}{R_o}) \\
&\quad + R_{in} \times s^2 C_1 C_2 (\frac{sL_a}{s^2 L_a C_a + 1}) (\frac{sL_b}{s^2 L_b C_b + 1}) (sC_3 + \frac{1}{R_o}) \\
&\quad + \frac{sL_b}{s^2 L_b C_b + 1} (R_{in} \times sC_2 + R_{in} \times sC_1 + sC_2 \frac{sL_a}{s^2 L_a C_a + 1}) (sC_3 + \frac{1}{R_o}) \\
&= (\frac{1}{s^2 L_a C_a + 1}) (\frac{1}{s^2 L_b C_b + 1}) \times \{ \\
&\quad [s^4 L_a L_b C_a C_b + s^2 (L_a C_a + L_b C_b) + 1] \times (1 + sR_{in} C_1 + sR_{in} C_2 + sR_{in} C_3 + \frac{R_{in}}{R_o}) \dots (a) \\
&\quad + (s^2 L_b C_b + 1) \times sL_a \times [sC_2 + sC_3 + \frac{1}{R_o} + sR_{in} C_1 (sC_2 + sC_3 + \frac{1}{R_o})] \dots (b) \\
&\quad + (s^2 L_a C_a + 1) \times sL_b \times (sC_3 + \frac{1}{R_o}) (1 + sR_{in} C_1 + sR_{in} C_2 + \frac{s^2 C_2 L_a}{s^2 L_a C_a + 1}) \dots (c) \\
&\quad + R_{in} \times sL_a \times sL_b \times sC_1 \times sC_2 (sC_3 + \frac{1}{R_o}) \dots (d)
\end{aligned}$$


calculate (a):

$$\begin{aligned}
 (a) &= [s^4 \text{LaLbCaCb} + s^2 (\text{LaCa} + \text{LbCb}) + 1] \times (1 + s\text{RinC}_1 + s\text{RinC}_2 + s\text{RinC}_3 + \frac{\text{Rin}}{\text{Ro}}) \\
 &= s^5 \text{CaCbLaLb} (\text{RinC}_1 + \text{RinC}_2 + \text{RinC}_3) + s^4 \text{CaCbLaLb} (1 + \frac{\text{Rin}}{\text{Ro}}) \\
 &\quad + s^3 (\text{CaLa} + \text{CbLb}) (\text{RinC}_1 + \text{RinC}_2 + \text{RinC}_3) + s^2 (\text{CaLa} + \text{CbLb}) (1 + \frac{\text{Rin}}{\text{Ro}}) \\
 &\quad + s (\text{RinC}_1 + \text{RinC}_2 + \text{RinC}_3) + \frac{\text{Rin}}{\text{Ro}} + 1
 \end{aligned}$$

calculate (b):

$$\begin{aligned}
 (b) &= (s2\text{LbCb} + 1) \times s\text{La} \times [s\text{C}_2 + s\text{C}_3 + \frac{1}{\text{Ro}} + s\text{RinC}_1 (s\text{C}_2 + s\text{C}_3 + \frac{1}{\text{Ro}})] \\
 &= s^5 \text{RinC}_1 \text{CbLaLb} (\text{C}_2 + \text{C}_3) + s^4 \text{CbLaLb} (\text{C}_2 + \text{C}_3 + \frac{\text{RinC}_1}{\text{Ro}}) \\
 &\quad + s^3 \text{La} (\text{RinC}_1 \text{C}_2 + \text{RinC}_1 \text{C}_3 + \frac{\text{CbLb}}{\text{Ro}}) + s^2 \text{La} (\text{C}_2 + \text{C}_3 + \frac{\text{RinC}_1}{\text{Ro}}) \\
 &\quad + s \frac{\text{La}}{\text{Ro}}
 \end{aligned}$$

calculate (c):



$$\begin{aligned}
 (c) &= (s2\text{LaCa} + 1) \times s\text{Lb} \times (s\text{C}_3 + \frac{1}{\text{Ro}}) (1 + s\text{RinC}_1 + s\text{RinC}_2 + \frac{s^2 \text{C}_2 \text{La}}{s^2 \text{LaCa} + 1}) \\
 &= s^5 (\text{RinC}_1 \text{C}_3 \text{CaLaLb} + \text{RinC}_2 \text{C}_3 \text{CaLaLb}) \\
 &\quad + s^4 (\text{C}_2 \text{C}_3 \text{LaLb} + \text{C}_3 \text{CaLaLb} + \frac{\text{RinC}_2 \text{CaLaLb}}{\text{Ro}} + \frac{\text{RinC}_1 \text{CaLaLb}}{\text{Ro}}) \\
 &\quad + s^3 (\text{RinC}_1 \text{C}_3 \text{Lb} + \text{RinC}_2 \text{C}_3 \text{Lb} + \frac{\text{CaLaLb}}{\text{Ro}} + \frac{\text{C}_2 \text{LaLb}}{\text{Ro}}) \\
 &\quad + s^2 (\text{C}_3 \text{Lb} + \frac{\text{RinC}_1 \text{Lb}}{\text{Ro}} + \frac{\text{RinC}_2 \text{Lb}}{\text{Ro}}) \\
 &\quad + s \frac{\text{Lb}}{\text{Ro}}
 \end{aligned}$$

calculate (d):

$$\begin{aligned}
 (d) &= \text{Rin} \times s\text{La} \times s\text{Lb} \times s\text{C}_1 \times s\text{C}_2 (s\text{C}_3 + \frac{1}{\text{Ro}}) \\
 &= s^5 \text{RinC}_1 \text{C}_2 \text{C}_3 \text{LaLb} + s^4 \frac{\text{RinC}_1 \text{C}_2 \text{LaLb}}{\text{Ro}}
 \end{aligned}$$

Add (a) ~ (b):

$$\begin{aligned}
 \frac{V_s}{V_{out}} = & \left( \frac{1}{s^2 L_a C_a + 1} \right) \left( \frac{1}{s^2 L_b C_b + 1} \right) \times \\
 & \{ \\
 & s^5 \times (\text{Rin}C_1 C_2 C_3 L_a L_b + \text{Rin}C_1 C_3 C_a L_a L_b + \text{Rin}C_2 C_3 C_a L_a L_b + \text{Rin}C_1 C_2 C_b L_a L_b + \\
 & \text{Rin}C_1 C_3 C_b L_a L_b + \text{Rin}C_1 C_a C_b L_a L_b + \text{Rin}C_2 C_a C_b L_a L_b + \text{Rin}C_3 C_a C_b L_a L_b) \\
 & + s^4 \times \left( \frac{\text{Rin}C_1 C_2 L_a L_b}{R_o} + C_2 C_3 L_a L_b + C_3 C_a L_a L_b + \frac{\text{Rin}C_2 C_a L_a L_b}{R_o} + \frac{\text{Rin}C_1 C_a L_a L_b}{R_o} + \right. \\
 & \left. C_2 C_b L_a L_b + C_3 C_b L_a L_b + \frac{\text{Rin}C_1 C_b L_a L_b}{R_o} + C_a C_b L_a L_b + \frac{\text{Rin}C_a C_b L_a L_b}{R_o} \right) \\
 & + s^3 \times (\text{Rin}C_1 C_3 L_b + \text{Rin}C_2 C_3 L_b + \frac{C_a L_a L_b}{R_o} + \frac{C_2 L_a L_b}{R_o} + \text{Rin}C_1 C_2 L_a + \\
 & \text{Rin}C_1 C_3 L_a + \frac{L_a C_b L_b}{R_o} + \text{Rin}C_1 C_a L_a + \text{Rin}C_1 C_b L_b + \text{Rin}C_2 C_a L_a + \\
 & \text{Rin}C_2 C_b L_b + \text{Rin}C_3 C_a L_a + \text{Rin}C_3 C_b L_b) \\
 & + s^2 \times \left( C_3 L_b + \frac{\text{Rin}C_1 L_b}{R_o} + \frac{\text{Rin}C_2 L_b}{R_o} + C_2 L_a + C_3 L_a + \frac{\text{Rin}C_1 L_a}{R_o} + \right. \\
 & \left. C_a L_a + C_b L_b + \frac{\text{Rin}C_a L_a}{R_o} + \frac{\text{Rin}C_b L_b}{R_o} \right) \\
 & + s^1 \times \left( \frac{L_b}{R_o} + \frac{L_a}{R_o} + \text{Rin}C_1 + \text{Rin}C_2 + \text{Rin}C_3 \right) \\
 & + \frac{\text{Rin}}{R_o} + 1 \\
 & \}
 \end{aligned}$$

# Reference

- [1] “FCC Notice of Proposed Rule Making, Revision of Part 15 of the Commission’s Rules Regarding Ultra-Wideband Transmission Systems,” Federal Communications Commission, Washington, DC, ET-Docket 98-153.
- [2] Bram Nauta, “A CMOS transconductance-C filter technique for very high frequencies,” IEEE J. Solid-State Circuits , vol. 27, no.2, pp. 142-153 , February. 1992
- [3] Stanislaw Szczepanski, Jacek Jakusz, and Rolf Schaumann “A linear fully balanced CMOS OTA for VHF filtering applications ,” IEEE Transactions on circuits and systems , vol. 44, no. 3, pp. 174-187, March 1997.
- [4] Celma S., Sabadell J., Aldea C., and Martinez P.A., “CMOS pseudo-differential transconductor for VHF applications,” Electronics Letters , Volume: 35 , Issue: 18, pp. 1540-1542 September. 1999
- [5] Slawomir Koziel, and Stanislaw Szczepanski, “Design of Highly Linear Tunable CMOS OTA for Continuous-Time Filters ,” IEEE Transactions on circuits and systems , vol. 49, no. 2, pp. 110-122, February 2002.
- [6] Harrison, J.; Weste, N. “A 500 MHz CMOS anti-alias filter using feed-forward op-amps with local common-mode feedbacks,” Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International
- [7] Pankaj Pandey, Jose Silva-Martinez, and Xuemei Liu, “A 500 MHz OTA-C 4<sup>th</sup> order Lowpass Filter with Class AB CMFB in 0.35um CMOS Technology,” Custom Integrated Circuits Conference, 2004. Proceedings of the IEEE 2004 , 3-6 ,pp. 57-60 October. 2004
- [8] Mingdeng Chen, Mohieldin, A.N., and Jose Silva-Martinez , “Linearized OTAs for high-frequency continuous-time filters: a comparative study”. 2002. MWSCAS-2002. The 2002 45th Midwest Symposium on , Volume: 3 , 4-7 August. 2002.
- [9] Paul R. Gray and Robert G. Meyer, Stephen H. Lewis, Robert G. Meyer, “Analysis and Design of Analog Integrated Circuits,” 4<sup>th</sup> edition, 748-784, 2000.
- [10] F.Krummenacher, N.Joehl, “A 4-MHz CMOS Continuous-Time Filter with On-Chip Automatic Tuning,” IEEE J. of Solid-State Circuits, Vol. 23,pp 750-758, June 1998.

- [11] Torrance, R.R., Viswanathan, T.R., and Hanson, J.V., "CMOS voltage to current transducers", IEEE Trans. Circuits Syst., 1985, 32, pp. 1097-1104
- [12] C.S. Kim, Y.H. Kim, S.B. Park, "New CMOS Linear Transconductor," Electronics Letters, Vol.28 No.21, October 1992.
- [13] Khorramabadi, P.R. Gray, "High Frequency CMOS Continuous-time Filters," IEEE J. Solid-State Circuits, Vol. SC-19, pp. 939-948, Dec. 1984.
- [14] G.A. De Veirman, R.G. Yamasaki, "Design of a Bipolar 10-MHz Programmable Continuous-Time  $0.05^\circ$  Equiripple Linear Phase Filter," IEEE J. of Solid-State Circuits, Vol. 27, pp. 324-331, March 1992.
- [15] Choi Yu Wing, "A 70MHz CMOS Gm-C Bandpass Filter with Automatic Tuning" Ph.D. dissertation, Univ. of Hong Kong of Science and Technology, Aug. 1999.
- [16] J.S. Martinez, S.J. Steyaert, "A 10.7MHz 68-dB SNR CMOS Continuous Time Filter with On-Chip Automatic Tuning" IEEE JSSC. vol.27, No.12, Dec. 1992
- [17] Rolf Schaumann, Mac E. Van Valkenburg, "DESIGN OF ANALOG FILTERS" Oxford express, 2001
- [18] Shu Yuan Chin, Chung Yu Wu, "A 10-b 125-MHz CMOS digital-to-analog converter (DAC) with threshold-voltage compensated current sources" IEEE JSSC. vol.29, No.11, Nov. 1994
- [19] Chen, Wai-Kai, "Broadband matching : theory and implementations" World Scientific, 1988
- [20] Shinichi Hori, Tadashi Maeda, Hitoshi Yano, Noriaki Matsuno, Keiichi Numata, Nobuhide Yoshida, Yuji Takahashi, Tomoyuki Yamase, Robert Walkington, and Hikaru Hida "A Widely Tunable CMOS Gm-C With a Negative Source Degeneration Resistor Transconductor" Solid-State Circuits Conference, 2003. ESSCIRC '03. Proceedings of the 29th European 16-18 Sept. 2003 Page(s):449 – 452
- [21] Luo Zhenying, M.F. Li, Young Lian, and S.C. Rustagi, "CMOS Transconductor Design For VHF Filtering Applications," IEEE Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on Volume 1, 25-28 May 2003 Page(s):I-517 - I-520 vol.1

- [22] Actur Lewinski, and Jose Silva-Martinez, “*OTA Linearity Enhancement Technique for High Frequency Applications With IM3 Below -65dB*,” IEEE Transactions on Circuits and Systems II Volume 51, Issue 10, Oct. 2004 Page(s):542 - 548
- [23] Jose Silva-Martinez, Joseph Adut, Jose Miguel Rocha-Perez, Moises Robinson, and Shahriar Rokhsaz, “*A 60-mW 200-MHz Continuous-Time Seventh-Order Linear Phase Filter With On-Chip Automatic Tuning System*,” IEEE Solid-State Circuits, IEEE Journal of Volume 38, Issue 2, Feb. 2003 Page(s):216 - 225
- [24] Armin Tajalli, and S. Mojtaba Atarodi, “*A Compact Biquadratic Gm-C Filter Structure For Low-Voltage and High Frequency Applications*,” IEEE Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on Volume 1, 25-28 May 2003 Page(s):I-501 - I-504 vol.1
- [25] Shiro Dosho, Takashi Morie, and Hirokuni Fujiyama, “*A 200-MHz Seventh-Order Equiripple Continuous-Time Filter by Design of Nonlinearity Suppression in 0.25-um CMOS Process*,” IEEE Solid-State Circuits, IEEE Journal of Volume 37, Issue 5, May 2002 Page(s):559 - 565
- [26] Giacomino Bollati, Stefano Marchese, Marco Demicheli, and Rinaldo Castello, “*An Eighth-Order CMOS Low-Pass Filter with 30-120MHz Tuning Range and Programmable Boost*,” IEEE Solid-State Circuits, IEEE Journal of Volume 36, Issue 7, July 2001 Page(s):1056 - 1066
- [27] Adan Lopez-Martinez, Regina Antonio-Chavez, and Jose Silva-Martinez, “*A Full CMOS 150 MHz OTA-C 7<sup>th</sup> Order Linear Phase Filter*,” IEEE Low Power/Low Voltage Mixed-Signal Circuits and Systems, 2001. (DCAS-01). Proceedings of the IEEE 2nd Dallas CAS Workshop on 26 March 2001 Page(s):P11 - P14
- [28] Xiaoqiang Shou, and Michael Green, “*A Programmable VHF CMOS Read-Channel Continuous-Time Filter With On-Chip Tuning*,” IEEE Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on Volume 1, 6-9 May 2001 Page(s):208 - 211 vol. 1
- [29] Adan Lopez-Martinez, Regina Antonio-Chavez, and Jose Silva-Martinez, “*A 150 MHz Continuous-Time Seventh Order 0.05 degree Equiripple Linear Phase Filter With Automatic Tuning System*,” IEEE Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on Volume 1, 6-9 May 2001 Page(s):156 - 159 vol. 1



- [30] Shanthi Pavan, Yannis P. Tsvividis, and Krishnaswamy Nagaraj, “*Widely Programmable High-Frequency Continuous-Time Filters in Digital CMOS technology,*” IEEE Solid-State Circuits, IEEE Journal of Volume 35, Issue 4, April 2000 Page(s):503 - 511
- [31] Venu Gopinathan, Maurice Tarsia, and Davy Choi, “*Design Consideration and Implementation of a Programmable High-Frequency Continuous-Time Filter and Variable-Gain Amplifier in Submicrometer CMOS,*” IEEE Solid-State Circuits, IEEE Journal of Volume 34, Issue 12, Dec. 1999 Page(s):1698 - 1707
- [32] Bruno Stefanelli, and Andreas Kaiser, “*A 2-um CMOS Fifth-Order Low-Pass Continuous-Time Filter for Video-Frequency Applications,*” IEEE Solid-State Circuits, IEEE Journal of Volume 28, Issue 7, July 1993 Page(s):713 - 718
- [33] Hassan O.Elwan and Mohammed Ismail, “*A Novel Digitally Controlled CMOS Current Follower For Low Voltage Low Power Applications,*” IEEE Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Volume 2, 31 May-3 June 1998 Page(s):335 - 338 vol.2
- [34] Sang-Soo Lee, Rajesh H. Zele, David J. Allstot, Guojin Liang, “*A CMOS Continuous-Time Current-Mode Filter Technique,*” IEEE Circuits and Systems, 1992. ISCAS '92. Proceedings., 1992 IEEE International Symposium on Volume 4, 3-6 May 1992 Page(s):2021 - 2024 vol.4
- [35] Marki Kosunen, Kimmo Koli, Kari Halonen, “*A 50MHZ 5<sup>th</sup> Order Elliptic LP-Filter Using Current Mode Gm-C Topology,*” IEEE Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Volume 1, 31 May-3 June 1998 Page(s):512 - 515 vol.1
- [36] Armin Tajalli, Mojtaba Atarodi, “*A 1.8-V Supply, 33-MHz Cut-off Frequency, gm-C Filter in 0.18-um CMOS Technology,*” IEEE Microelectronics, The 14th International Conference on 2002 - ICM11-13 Dec. 2002 Page(s):50 - 53
- [37] J. Glinianowicz, J. Jakusz, S.Szczepanski, and Y. Sun, “*High-frequency two-input CMOS OTA for continuous-time filter applications,*”, IEE Proceedings on Circuits, Devices and Systems Volume 147, Issue 1, Feb. 2000 Page(s):13 - 18

# 簡 歷

姓 名： 楊富昌

性 別： 男

籍 貫： 台灣省桃園縣

生 日： 西元 1981 年 4 月 24 日

地 址： 桃園縣龜山鄉忠孝街 37 巷 12 號 2F

學 歷： 國立交通大學電子研究所碩士班系統組 2003/09 ~ 2005/06

國立中央大學電機工程學系電子組 1999/09 ~ 2003/06

台灣省立武陵高中普通科 1996/09 ~ 1999/06

論文題目： A High Speed Fifth Order Gm-C Filter For Ultra-wideband Wireless Applications

適用於超寬頻無線通訊之高速五階轉導-電容濾波器設計

