Chapter 7 Conclusion

In this thesis, we implement an H.264/AVC decoder on VP^3 and propose an Quadro-Field based error resilience and error concealment technique. We conclude our accomplishments as below.

- We profile the H.264/AVC decoder complexity by using C.C.S and implement an H.264/AVC decoder on VP³.
- 2. The H.264/AVC decoder implement on VP^3 may achieve the frame rate of 15 fps.
- 3. We propose three types of Quadro-Field coding structure: Parallel Prediction Quadro-Field Coding (PPQFC), Full Search Prediction Quadro-Field Coding (FSQFC), and Separate Prediction Quadro-Field Coding (SPQFC). Considering the dependency and coding efficiency, we choose the Separate Prediction Quadro-Field Coding (SPQFC) as our coding structure.
- 4. For the Separate Prediction Quadro-Field Coding (SPQFC) scheme, we use content based spatial interpolation and temporal replacement to conceal lost macroblocks.

Bibliography

- ISO/IEC JTC 1/SC 29/WG 11 N6359, Draft Text of Final Draft International Standard for Advanced Video Coding (ITU-T Rec. H.264 | ISO/IEC 14496-10 AVC)
- [2] Thomas Wiegand, Gary J. Sullivan, Gisle Bjontegaard, and Ajay Luthra, "Overview of the H.264/AVC Video Coding Standard," IEEE Trans. on Circuits Syst. Video Technol., vol. 13, No. 7, July 2003
- [3] Iain E G Richardson, "H.264 / MPEG-4 Part 10 : Overview", <u>www.vcodex.com</u>, 7, October, 2002
- [4] Detlev Marpe, Member, EEE, Heiko Schwarz, and Thomas Wiegand, "Context-Based Adaptive Binary Arithmetic Coding in the H.264/AVC Video Compression Standard," IEEE Trans. on Circuits and Systems for Video Technology, vol. 13, No. 7, July 2003
- [5] Iain E G Richardson, "H.264 and MPEG-4 Video Compression, " John Wiley, 2003
- [6] <u>www.vitecmm.com</u> Preliminary of VP3
- [7] Texas Instruments, "TMS320DM642 Video/Imaging Fixed-Point Digital Signal Processor : Data manual ", SPRS200G, July 2002 – Revised August 2004.
- [8] Texas Instruments, "TMS320C6000 CPU and Instruction Set Reference Guide", SPRU189F, January 2000
- [9] Texas Instruments, "TMS320C64x DSP Two-Level Internal Memory Reference Guide, SPRU610B, August 2004.
- [10] Texas Instruments, "TMS320C6000 DSP Host Port Interface (HPI) Reference Guide", SPRU578B, May 2004.
- [11] Texas Instruments, "TMS320C6000 DSP Multichannel Buffered Serial Port (McBSP)", SPRU580B, September 2004.
- [12] Texas Instruments, "Video port/VCXO Interpolated Control (VIC) Port Reference Guide", SPRU629D, January 2005.
- [13] Texas Instruments, "TMS320C6000 DSP 32-Bit Timer", SPRU582B, January 2005
- [14] Texas Instruments, "TMS320C6000 DSP Interrupt Selector Reference Guide", SPRU646A, January 2004

- [15] Texas Instruments, "TMS320C6000 DSP Multichannel Audio Serial Port (McASP) Reference Guide", SPRU041D, December 2004
- [16] Texas Instruments, "TMS320C6000 Programmer Guide", SPRU198f, Feb. 1999.

