考慮效能要求的限制及電壓島產生之低功率平面規劃 方法

Low Power Floorplanning/Placement Methodology Considering Performance Constraints and Voltage Islands Generation

研究生: 呂敏菁 Student: Ming-Ching Lu

指導教授: 陳宏明 博士 Advisor: Prof. Hung-Ming Chen

國立交通大學

電子工程學系 電子研究所碩士班

碩士論文

A Thesis

Submitted to Department of Electronics Engineering & Institute of Electronics
College of Electrical Engineering and Computer Science
National Chiao Tung University

in Partial Fulfillment of Requirements

for the Degree of

Master of Science

in

Electronics Engineering

June 2005

Hsinchu, Taiwan, Republic of China

中華民國九十四年六月