

# 1.25 億位元/每秒資料回復電路設計與實現

## Design and Realization of a 1.25 Gb/s Clock and Data Recovery Circuit

研究生：蔡明衡

Student : Ming-Heng Tsai

指導教授：羅正忠教授

Advisor : Prof. Jen-Chung Lou



A Thesis

Submitted to Department of Electronics Engineering & Institute of Electronics

College of Electrical Engineering and Computer Science

National Chiao-Tung University

In Partial Fulfillment of the Requirements

For the Degree of

Master of Science

In

Electronics Engineering

June 2005

Hsinchu, Taiwan, Republic of China

中華民國九十四年六月