


# Bibliography

- [1] M. J. Reizenman, "Optical nets brace for even heavier traffic," IEEE Spectr., pp. 44-45, Jan. 2001.
- [2] N. Miki and K. Okada, "Access flexibility with passive double star system," IEEE 5<sup>th</sup> Conf. Opt./Hybrid Access Network Proc., 1993.
- [3] K. Yukimatsu and Y. Shimazu, "Optical interconnections in switching system," IEICE Trans. Electron., vol. E77-C, no. 1, pp. 2-8, Jan. 1994.
- [4] R Farjad-Rad, "A CMOS 4- PAM multi-Gbps serial link transceiver," Ph.D. Thesis, Stanford University, 2000.
- [5] J. Savoj and B. Razavi, "A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector," IEEE J. Solid-State Circuits, vol. 36, pp. 761-768, May 2001.
- [6] J. Savoj and B. Razavi, "A 10-Gb/s CMOS clock and data recovery circuit with a half-rate binary phase/frequency detector," IEEE J. Solid-State Circuits, vol. 38, pp. 13-21, Jan 2003.
- [7] J. D. H. Alexander, "Clock recovery from random binary signals," Electron Lett., Vol. 11, pp. 541-542, 1975.
- [8] M. Rau, T. Oberts, R. Lares, A. Rothermel, R. Schweer, and N. Menoux, "Clock/data recovery PLL using half-frequency clock," IEEE J. Solid-State Circuits, vol. 32, pp. 1156-1160, July 1997.
- [9] R. J. Yang, S. P. Chen, and S. I. Liu, "A 3.125-Gb/s clock and data recovery circuit for the 10-Gbase-LX4 Ethernet," IEEE J. Solid-State Circuits, vol. 39, pp. 1356-1360, Aug 2004.

- [10] S. J. Lee, S.M. Park, and H. J. Yoo, “A 4-Gb/s CMOS clock and data recovery circuit using 1/8-rate clock technique,” IEEE J. Solid-State Circuits, vol. 38, pp. 1213–1219, July 2003.
- [11] S. H. Lee, M. S. Hwang, Y. Choi, S. Kim, Y. Moon, B. J. Lee, D. K.Jeong, W. Kim, Y. J. Park, and G. Ahn, “A 5 Gb/s 0.25  $\mu$ m CMOS jitter-tolerant variable-interval oversampling clock/data recovery circuit,” IEEE J. Solid-State Circuits, vol. 37, pp. 1822–1830, Dec. 2002.
- [12] J. E. Rogers and J. R. Long, “A 10 Gb/s CDR/DEMUX with LC delay line VCO in 0.18- $\mu$ m CMOS,” IEEE J. Solid-State Circuits, vol. 37, pp.1781–1789, Dec 2002.
- [13] A. Pottbacher, U. Langmann, and H. Schreiber, “A Si bipolar phase and frequency detector IC for clock extraction up to 8 Gb/s,” IEEE J. Solid- State Circuits, vol. 27, pp. 1747–1751, Dec. 1992.
- [14] B. Stilling, “Bit rate and protocol independent clock and data recovery,” Electron. Lett., vol. 36, pp. 824–825, Apr. 2000.
- [15] J. Savoj and B. Razavi, “A 10-Gb/s CMOS clock and data recovery circuit,” Digest of symposium on VLSI Circuits, pp. 136-139, 2000.
- [16] K. Nakaruma, M. Fukaishi, H. Abiko, A. Matsumoto and M. Yotsuyanagi, “A 6Gbps CMOS phase detecting DEMUX module using half-frequency clock,” Digest of symposium on VLSI Circuits, pp. 196-197, 1998.
- [17] J. Savoj and B. Razavi, “High-speed CMOS circuits for optical receivers,” Kluwer Academic Publishers, Boston 2001.
- [18] B. Razavi, RF Microelectronics, Upper Saddle River, NJ: Prentice Hall, 1998.
- [19] J. Maneatis, “Low-jitter process-independent DLL and PL base on self-biased techniques,” IEEE J. Solid- State Circuits, vol. 31, no. 11, pp. 1723–1732, Nov. 1996.

- [20] C. R. Hogge, " A self-correcting clock recovery circuit," IEEE J. Lightwave Tech., vol. 3, pp. 1312-1314, Dec. 1985.
- [21] K. Vichienchom and W. Liu, "Analysis of phase noise due to bang-bang phase detector in PLL-based clock and data recovery circuits," in Proc. ISCAS 2003, vol. 1, pp. 617-620, May 2003.
- [22] M. Ramezani, C. Andre, and T. Salama, "Analysis of a half-rate bang-bang phase-locked-loop," IEEE Trans. Circuits and Systems II, vol. 49, pp. 505-509, July 2002.
- [23] M. Ramezani, C. Andre, and T. Salama, "Jitter analysis of a PLL-based CDR with a bang-bang phase detector," IEEE Trans. Circuits and Systems, vol. 3 pp. 393-396, Aug. 2002.
- [24] R. Walker, C. Cheryl, and L. Stout, "A two-chip 1.5 GBd serial link interface," IEEE J. Solid- State Circuits, vol. 27, pp. 1805–1811, Dec. 1992.
- [25] R. Walker, "Clock and data recovery for serial digital communication," BCTM Tutorial, Sept. 27, 1998.
- 
- [26] K. Kishine, N. Ishihara, and H. Ichino, "Techniques for widening lock and pull-in ranges and suppressing jitter in clock and data recovery ICs," IEICE Trans. Electron., vol. E84-C, no. 4, April 2001.
- [27] A. Boni, A. Pierazzi, D. Vecchi, "LVDS I/O interface for Gb/s-per-pin operation in 0.35-um CMOS," IEEE J. Solid- State Circuits, vol. 36, no. 4, pp. 706-711, April 2001.
- [28] F. Svelto, S. Deantoni, G. Montagna, and R. Castello, "Implementation of a CMOS LNA plus mixer for GPS applications with no external components," IEEE trans. On VLSI systems, vol. 9, no.1, Feb. 2001.
- [29] J. Yuan and C. Svensson, "High-speed CMOS circuit technique," IEEE J. Solid-State Circuits, vol. 24, no. 1, pp. 62-70, Feb. 2001.

- [30] P. John, Uyemura, CMOS Logic Circuit Design, by Kluwer Academic Publishers, 1999.
- [31] J. Maneatis, “precise delay generation using coupled oscillators,” IEEE J. Solid-State Circuits, vol. 28, no. 12, pp. 1273-1282, Dec. 1993.
- [32] M. Johnson and E. Hudson, “A variable delay line PLL for CPU –coprocessor synchronization,” IEEE J. Solid- State Circuits, vol. SC-23, no. 5, pp. 1218-1223, Dec. 1993.
- [33] P. Larsson and J. Y. Lee, “A 400 Mw 50-380 MHz CMOS programmable clock recovery circuit,” in Proc. IEEE ASIC Conf. Exhibit, 1995, pp. 271-274.
- [34] E.J. Hernandez and A. D. Sanchez, “A novel CMOS charge-pump circuit with positive feedback for PLL applications,” Electronics, Circuits and Systems, ICECS 2001. The 8th IEEE International Conference, Vol. 1, pp. 349-352, Sept. 2001.
- [35] R. Wang and R. Harjani, “Partial positive feedback for gain enhancement of low power OTA’s,” Analog Integrated Circuits and Signal Proc. Vol.8. Kluwer Academic, 1995, pp. 20-35.
- [36] R. Gregorian, Introduction to MOS Op-Amps and Comparator. John Wiley and Sons. 1999.
- [37] Sun-Ping Chen, “Design and implementation of a 3.125-Gb/s Clock and data recovery circuit,” M.S. Thesis, National Taiwan University, Department of Electrical Engineering, June 2002.

