

國立交通大學

電子工程學系 電子研究所碩士班

碩 士 論 文

低功率預先比對之內容可定址記憶體電路和轉換後



Low Power Pre-comparison Content Addressable Memory and Translation
Lookaside Buffer Design

研 究 生：張維耿

指 導 教 授：黃 威 教 授

中 華 民 國 九 十 四 年 八 月

低功率預先比對之內容可定址記憶體電路和轉換後 備緩衝器之設計


Low Power Pre-comparison Content Addressable Memory and Translation
Lookaside Buffer Design

研 究 生：張維耿

Student : Wei-Keng Chang

指導教授：黃 威 教授

Advisor : Prof. Wei Hwang



Submitted to Department of Electronics Engineering & Institute of Electronics
College of Electrical Engineering and Computer Science

National Chiao Tung University
in Partial Fulfillment of the Requirements

for the Degree of

Master

in

Electronics Engineering

August 2005

Hsinchu, Taiwan, Republic of China

中華民國九十四年八月

低功率預先比對之內容可定址記憶體電路和轉換後備緩衝器之設計

學生：張維耿

指導教授：黃 威 教授

國立交通大學電子工程學系電子研究所碩士班

摘要

使用預先比對電路和結合電源閘及雙電壓技巧用於內容可定址記憶體和轉換後備緩衝器實現在本篇論文中。預先比對電路允許一些已儲存的資料和一些欲比對的資料預先做比較的動作。透過這種機制來減少比對線電路的放電次數。應用此技巧於一個 32 行 x 32 位元的內容可定址記憶體，並利用 TSMC 0.13μm CMOS 技術來加以實現。根據模擬結果，使用預先比對電路之內容可定址記憶體可以減少 22.8% 的動態功率之消耗，在使用 4 位元的預先比對電路情形之下。

電源閘及雙電壓技巧被用於預先比對電路之內容可定址記憶體和轉換後備緩衝器。一個 32 行 x 32 位元之內容可定址記憶體和 36 行 x 32 位元之靜態隨機儲取記憶體被結合成一個轉換後備緩衝器。利用 TSMC 100nm CMOS 技術來加以模擬。根據模擬結果，使用預先比對電路之內容可定址記憶體可以減少 31.1% 的漏電功率之消耗，而轉換後備緩衝器則可以省下 33.4% 之漏電功率。

Low Power Pre-comparison CAM and TLB Design

Student : Wei-Keng Chang

Advisor : Prof. Wei Hwang

Department of Electronics Engineering & Institute of Electronics

National Chiao-Tung University

ABSTRACT

Using pre-comparison circuit and combining power gating as well as dual vdd for Content-Addressable Memory (CAM) and Translation Lookaside Buffer (TLB) is presented in this thesis. The pre-comparison circuit allows some storing data and searching data for pre-comparison in advance. Through this mechanism, reduce the times of match line discharging. Applying the techniques to 32 words x 32 bits CAM is implemented in TSMC 0.13um CMOS technology. According to simulation results, the pre-comparison CAM achieves 22.8% dynamic power reduction for four pre-comparison bits.

The techniques of power gating and dual vdd are applied to pre-comparison CAM and TLB to reduce leakage power. A 32 words x 32 bits pre-comparison CAM and 32 words x 36 bits SRAM are combined for TLB. A TSMC 100nm CMOS technology is used to simulation here. According to simulation results, the pre-comparison CAM can save 31.1% leakage power and TLB can save 33.4% leakage power with those techniques.

Acknowledgements

First of all, I would thank my advisor, Prof. Wei Hwang, for the advanced research direction, constructive suggestion, and many wise advices. With his guidance, I have more confidence on my advanced research. Next, I also thank Yu-De Chih, manager of Taiwan Semiconductor Manufacturing Company (TSMC), who gave me the opportunity to work at TSMC. During this period, I learned much industry techniques and knowledge which are very helpful for my research. Besides, I would like to thank Po-Tsang Huang and Chung-Hsien Hua. They gave me great support through the thesis. I would like to thank all my friends, Ya-Lin Zhu, Chi-Wei Peng, Jian-Hao Wu, Jen-Wei Yang, Tzu-Chiang Chao, Ching-Yun Cheng, at LPSOC lab in my years at NCTU.

Finally, I would also like to thank my family and my girlfriend, Mei-Ju, for their concerns and support. When I was discouraged, they always encourage me patiently and give me a lot of help. Thank you all very much.



Table of Contents

Chapter 1 Introduction	1
1.1 Background.....	1
1.2 Motivation	1
1.3 Organization	2
Chapter 2 Overview of Memory Hierarchy	4
2.1 Memory Hierarchy	4
2.1.1 Cache	6
2.1.2 Utilization of Spatial Locality.....	8
2.1.3 Placement Scheme	9
2.2 Power Consumption about Memory Hierarchy	11
2.2.1 Low Power Design for Cache.....	11
2.3 Virtual Memory.....	13
2.3.1 Page Table	14
2.3.2 Translation Lookaside Buffer	14
2.3.3 Memory Management Unit.....	16
2.4 Organization of TLB	16
2.4.1 Some Viewpoints to Reduce the Power Consumption	17
2.4.2 Software Level	18
2.4.3 Architecture Level.....	19
2.4.3.1 Multi-level TLB	19
2.4.3.2 Banked TLB	20
2.4.3.3 Dynamic Resizing TLB	21
2.4.4 Circuit Level.....	21
2.5 Content Addressable Memory	22
2.5.1 Conventional 9T CAM	24
2.5.2 NOR-type 9T CAM	25
2.5.3 NAND-type 9T CAM	26
2.5.4 Ternary CAM	28
2.6 Summary.....	28
Chapter 3 Low Power Pre-comparison CAM.....	29
3.1 Power Consumption	29
3.1.1 Dynamic Power Consumption.....	29
3.1.2 Static Power Consumption.....	30
3.1.3 Short Circuit Power Consumption.....	31

3.1.4	Total Power Consumption	32
3.2	Conventional NOR-type 10T CAM	33
3.2.1	Precharging Circuit	34
3.3	Low Power Design for CAM.....	35
3.3.1	Active Low CAM.....	36
3.3.2	Control-gated CAM	37
3.3.3	Selective Precharging CAM	38
3.3.4	Precomputation-based CAM	39
3.3.5	Serail-parallel Comparison CAM	40
3.3.6	Divided Matching Line Circuit for CAM.....	41
3.4	Low Power Pre-comparison CAM	42
3.4.1	Traditional Precharging Circuit	43
3.4.2	Low Power Pre-comparison Circuit	44
3.4.3	Power Analysis.....	47
3.4.4	Power Simulation	49
3.5	Conclusions	51

Chapter 4	Enhancement of Low Power Pre-comparison CAM	52
4.1	Match Line Capacitance.....	52
4.1.1	Enhancement of Low Power Pre-comparison Circuit	53
4.1.2	Match Line Capacitance Analysis	55
4.2	Prediction of Precision And Power Analysis	57
4.2.1	Prediction of Precision for Different Pre-comparison Circuit	57
4.2.2	Power Consumption Analysis for Match Line	59
4.3	Simulation Result	62
4.3.1	Power Consumption for Different Pre-comparison Bits.....	62
4.3.2	Access Time	64
4.3.3	Power Delay Product	67
4.3.4	Transistor Penalty for Pre-comparison Circuit.....	68
4.3.5	The Optimal Bits for Pre-comparison Circuit	70
4.4	Layout.....	70
4.5	Conclusion	73

Chapter 5	Application of Dual Vdd and Power Gating for CAM and TLB	74
5.1	Leakage Current	74
5.2	Low Leakage Design.....	75
5.2.1	MTCMOS.....	75
5.2.1.1	Selective MTCMOS	77
5.2.1.2	Improved Selective MTCMOS.....	78

5.2.2	Gated Vdd.....	79
5.2.3	Dual Vdd	84
5.3	Low Leakage SRAM.....	85
5.3.1	Power Gating SRAM	85
5.3.2	Simulation	85
5.3.3	SRAM Combines Power Gating and Dual Vdd.....	88
5.4	Simulation for Pre-comparison CAM.....	91
5.4.1	Simulation of Dynamic Power for Pre-comparison CAM.....	91
5.4.2	Simulation of Leakage Power for Pre-comparison CAM.....	92
5.5	Component of TLB	94
5.5.1	Apply Pre-comparison CAM to TLB	95
5.5.2	Apply Power Gating and Dual Vdd to Pre-comparison TLB.....	96
5.6	Conclusions	97
Chapter 6	Conclusions And Future Work	98
6.1	Conclusions	99
6.2	Future Work.....	99
References	100
Vita	106



List of Tables

Table 3.1	Truth table for pre-comparison CAM.....	45
Table 3.2	Simulation technology	49
Table 4.1	The capacitance for different architecture of CAM	52
Table 4.2	Area penalty for pre-comparison CAM.....	72



List of Figures

Figure. 2.1	The gap of performance between memory and CPU over times	5
Figure. 2.2	A memory hierarchy in embedded, desktop, and server computer	6
Figure. 2.3	Cache	7
Figure. 2.4	Cache with four blocks to store data	8
Figure. 2.5	Placement scheme for directed mapped, set associative and fully associative	10
Figure. 2.6	A m-way set-associative Cache	10
Figure. 2.7(a)	Power consumption of CPU dissipation for Strong ARM	11
Figure. 2.7(b)	Power consumption of CPU dissipation for Power PC	11
Figure. 2.8	Architecture of divided word line	12
Figure. 2.9	Concept of virtual address memory	13
Figure. 2.10	Mapping from a virtual address to physical address	14
Figure. 2.11	Integrate virtual memory, TLB, and Cache	15
Figure. 2.12	Organization of TLB	17
Figure. 2.13	Multilevel TLB	20
Figure. 2.14	Banked TLB	21
Figure. 2.15	Gated-Vdd TLB	22
Figure. 2.16	Architecture of CAM	23
Figure. 2.17	CAM cell	24
Figure. 2.18	NOR type 9T CAM	26
Figure. 2.19	NAND type 9T CAM	27
Figure. 2.20	Tenary CAM	28
Figure. 3.1	Leakage current sources in a CMOS device	31
Figure. 3.2	Short-circuit currents during transients	32
Figure. 3.3	Conventional 10T CAM	34
Figure. 3.4	One word line of n bits 10T CAM in a parallel	34
Figure. 3.5	Precharging circuit and keeper for CAM	35
Figure. 3.6	Structure of Active Low CAM	36
Figure. 3.7	Structure of control-gated CAM	37
Figure. 3.8	Selective Precharging CAM	38
Figure. 3.9	The memory organization of the pre-computation-based CAM	39
Figure. 3.10	Static pseudo-nMOS CAM circuit	40
Figure. 3.11	Serial-parallel comparison CAM	41
Figure. 3.12	Divided matching line circuit for CAM	42
Figure. 3.13	Conventional NOR type 10T CAM for one word line	43
Figure. 3.14	Block diagram of low power pre-comparison CAM	44
Figure. 3.15	One bit pre-comparison NOR type 10T CAM	45

Figure. 3.16 M bits pre-comparison NOR type 10T CAM	45
Figure. 3.17 Power consumption of conventional and low power pre-comparison CAM array	50
Figure. 3.18 Power consumption of conveniotnal and low-power pre-comparison CAM arrary	51
Figure. 4.1 The original pre-comparison CAM	53
Figure. 4.2 The enhancement of one bit low power pre-comparison CAM	54
Figure. 4.3 The enhancement of m bit low power pre-comparison CAM	55
Figure. 4.4 Match line capacitance for original and enhancement pre-comparison CAM	56
Figure. 4.5 Match line capacitance is related with pre-comparison bits.....	56
Figure. 4.6 Mismatch probability for different pre-comparison bits.....	58
Figure. 4.7 Percentage of tag checks ending at each bit position	59
Figure. 4.8 One bit low power pre-comparison circuit	60
Figure. 4.9 M bits enhanced pre-comparison CAM	61
Figure. 4.10 Simulation for different bit numbers of enhanced pre-comparison CAM63	63
Figure. 4.11 Simulation of power consumption for conventional and enhanced pre-comparison CAM	64
Figure. 4.12 Timing diagram of CAM during the search operation	65
Figure. 4.13 The access time of pre-comparison and enhanced pre-comparison CAM66	66
Figure. 4.14 Access time for conventional NOR type 10T and enhanced pre-comparison CAM	67
Figure. 4.15 Power delay product conventional 10T and enhancement of pre-comparison CAM	68
Figure. 4.16 The transistor penalty for different bit number.....	69
Figure. 4.17 Layout for 1bit 10T CAM cell	71
Figure. 4.18 Layout for 32bits conventional 10T CAM and 4bits pre-comparison CAM	71
Figure. 4.19 Layout for four bits CAM array with 32words x 32bits.....	72
Figure. 5.1 Normalized dynamic and static power dissipation	75
Figure. 5.2 Conventional MTCMOS	76
Figure. 5.3 Selective MTCMOS	77
Figure. 5.4 Selective-MT circuit	78
Figure. 5.5 Improved selective-MT circuit.....	79
Figure. 5.6 Stacking effect due to self-reverse biasing.....	79
Figure. 5.7 Delay-leakage tradeoff of stacking effect	80
Figure. 5.8(a) Gated vdd SRAM without diode	81
Figure. 5.8(b) Gated vdd SRAM with diode	81
Figure. 5.9 Voltage of virtual GND increases after turning off gating device	82
Figure. 5.10(a)A latch with static noise sources	82

Figure. 5.10(b)Static noise margin.....	82
Figure. 5.11(a)Two gated vdd inverters and two static noise sources	83
Figure. 5.11(b)Scale factor of gated vdd for SRAM	83
Figure. 5.12 SNM and leakage power versus scale factor n	83
Figure. 5.13 One word line SRAM with power gating technique	85
Figure. 5.14 Comparison of power consumption and access time for different scale factor of power gating SRAM.....	86
Figure. 5.15 Power delay product for different scale factor of power gating SRAM .86	86
Figure. 5.16 Comparison of power consumption and access time for dual vdd SRAM87	87
Figure. 5.17 Power delay product for different scale factor of dual vdd SRAM	88
Figure. 5.18 Combine power gating and dual vdd SRAM.....	89
Figure. 5.19 Power consumption and access time for power gating and dual vdd SRAM 89	89
Figure. 5.20 Power delay product for combining dual vdd and fixed size of power gating SRAM	90
Figure. 5.21 Power consumption and access time for power gating SRAM.....	90
Figure. 5.22 Power delay product for power gating SRAM	91
Figure. 5.23 Dynamic power consumption for 100nm CAM	92
Figure. 5.24 Pre-comparison CAM combines power gating and dual vdd	93
Figure. 5.25 Power consumption for power gating and dual vdd pre-comparison CAM	93
Figure. 5.26 Component of TLB	94
Figure. 5.27 The SRAM part of TLB	95
Figure. 5.28 Pre-comparison TLB	96
Figure. 5.29 Pre-comparison TLB combines power gating and dual vdd	96
Figure. 5.30 Leakage power for four types of TLB	97
Figure. 6.1 Use a DC/DC to produce high or low voltage	99