

Reference

- [1] M. L. Bushnell, V. D. Agrawal, "Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits", *Kluwer Academic Publishers*, 2000.
- [2] W. C. Wu, C. L. Lee, and J. E. Chen, "Oscillation Ring Test for Digital Circuits", *VLSI/CAD Symposium*, Taiwan, R.O.C., pp. 59-62, 1997.
- [3] W. C. Wu, C. L. Lee, M. S. Wu, J. E. Chen, and M. S. Abadir, "Oscillation Ring Delay Test for High Performance Microprocessor", *J. of Electronic Testing, Kluwer Academic Publishing*, 1999.
- [4] S. H. Unger, "Hazards, Critical Races, and Metastability", *IEEE Trans. Computers*, pp. 754-768, June 1995.
- [5] S. H. Unger, "Hazards and Delays in Asynchronous Sequential Switching Circuits", *IRE Transactions on Circuit Theory*, pp. 12-25, March 1959.
- [6] Scott Hauck, "Asynchronous Design Methodologies: An Overview", *Proceedings of the IEEE*, pp. 69-93, Jan 1995.
- [7] R. M. Fuhrer, B. Lin, S. M. Nowick, "Symbolic Hazard-Free Minimization and Encoding of Asynchronous Finite State Machines", *IEEE International Conference on Computer-Aided Design*, pp. 604-611, November 1995.
- [8] M. D. Shieh, C. L. Wey, and P. D. Fisher, "Model of asynchronous finite state machines and their pipelined structures", *35th Midwest Symposium on Circuits and Systems*, pp. 659-662, August 1992.
- [9] K. Raahemifar, F. Yuan, and M. Ahmadi, "A New Initialization Technique for Asynchronous Circuits", *Electrical and Computer Engineering, 2001. Canadian Conference*, pp. 1099-1104, May 2001.

- [10] G. R. Putzolu, T. P. Roth, "A Heuristic Algorithm for the Testing of Asynchronous Circuits", *IEEE Trans. Computers*, pp. 639-647, June 1971.
- [11] J. W. J. M. Rutten, M. R. C. M. Berkelaar, "Improved State Assignment for Burst Mode Finite State Machines", *Third International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC '97)*, pp. 228-239, 1997.
- [12] I. Pomeranz, S. M. Reddy, "On Achieving Complete Fault Coverage for Sequential Machines", *IEEE Trans. Computers*, pp. 378-386, March 1994.
- [13] M. D. Shieh, C. L. Wey, and P. D. Fisher, "Fault Effects in Asynchronous Sequential Logic Circuits", *IEE Proceedings-E Computers and Digital Techniques*, pp. 327-332, November 1993.



簡 歷

姓 名：林俊言

性 別：男

生 日：中華民國七十年二月十日

籍 貫：台灣省台南縣

通訊地址：台南縣新化鎮協興里太平街 150 巷 227 號

學 歷：民國九十二年九月至民國九十四年十二月

國立交通大學電子研究所碩士班

民國八十八年九月至民國九十二年六月

國立中正大學電機工程學系

論文題目：非同步序向電路之振盪環測試

Oscillation Ring Test for Asynchronous Sequential Circuits