

Contents

| | |
|---|------------|
| Chinese abstract | I |
| English abstract | II |
| Acknowledgments | IV |
| Contents | V |
| List of Figure | VII |
| List of Tables | IX |
| Chapter 1 Introduction | 1 |
| 1.1 Reliability and Rurn-in Testing | 1 |
| 1.2 Power Consumption of CMOS Circuits | 4 |
| 1.2.1 Dynamic capacitive switching power | 5 |
| 1.2.2 Short circuit power | 6 |
| 1.2.3 Leakage power..... | 7 |
| 1.3 Proposed BIST Burn-in Test Methodology..... | 8 |
| 1.4 Review of Related Research..... | 9 |
| 1.5 Outline of Dissertation..... | 10 |
| Chapter 2 Test Generation for Combinational Circuit | 11 |
| 2.1 General Description of the Test Generation for Combinational Circuit | 11 |
| 2.2 The method of Expansion Rely on Event-driven..... | 13 |
| 2.2.1 Event-driven Simulation | 13 |
| 2.2.2 The Method of Expansion for Modified Modified Circuit | 14 |
| 2.3 The Principle and Flow of ATPG | 23 |

| | | |
|-------------------|--|-----------|
| 2.3.1 | The Principle of ATPG for Maximum Transitions..... | 23 |
| 2.3.2 | ATPG for Maximum Cyclic Average Transitions | 24 |
| Chapter 3 | Test Generation for Sequential, PLA and Memory Cicuirt..... | 26 |
| 3.1 | Test Generation for Sequential Circuit..... | 26 |
| 3.2 | Test Generation for PLA type of circuit | 28 |
| 3.3 | Test Generation for Memory type of circuit | 29 |
| Chapter 4 | Simulation Result..... | 32 |
| 4.1 | Maximum Transitions..... | 32 |
| 4.2 | Maximum Cyclic Average Transitions..... | 33 |
| 4.3 | Simulation on Power Consumption under Applied Cyclic Patterns | 35 |
| 4.4 | Power Consumption versus Frequency of Applied Pattern..... | 35 |
| Chapter 5 | Built-in Self Test Circuit in CMOS Circuit..... | 37 |
| Chapter 6 | Conclusion | 40 |
| References | | 41 |

List of Figures

| | | |
|-------------|--|----|
| Figure 1.1 | Dynamic transition current | 6 |
| Figure 1.2 | Short circuit current..... | 7 |
| Figure 1.3 | Leakage current..... | 7 |
| Figure 1.4 | The proposed BIST bun-in test methodology | 8 |
| Figure 2.1 | The flowchart of the test generation..... | 12 |
| Figure 2.2 | Example to illustrate the method of expansion..... | 14 |
| Figure 2.3 | The signal passes on the path and what new value is generated..... | 14 |
| Figure 2.4 | The waveform of each gate..... | 16 |
| Figure 2.5 | The whole possibility that what time will each gate produce a transition..... | 16 |
| Figure 2.6 | The whole XOR gates will be used in this circuit | 17 |
| Figure 2.7 | The list of every gate that will probably generate new value..... | 18 |
| Figure 2.8 | The semi-finished circuit..... | 19 |
| Figure 2.9 | The complete circuit under variable delay..... | 20 |
| Figure 2.10 | The list of every gate that will probably generate new value under zero delay model..... | 21 |
| Figure 2.11 | The complete circuit under zero delay..... | 21 |
| Figure 2.12 | The list of every gate that will probably generate new value under unit delay model..... | 22 |
| Figure 2.13 | The complete circuit under unit delay..... | 22 |

| | | |
|-------------|---|----|
| Figure 2.14 | The sketch map of searching for generating the cyclic input pattern..... | 24 |
| Figure 3.1 | The fundamental structure of sequential circuit..... | 27 |
| Figure 3.2 | The modified combinational circuit under test..... | 27 |
| Figure 3.3 | The PLA circuit which is under test t..... | 28 |
| Figure 3.4 | The general framework sketch of DRAM..... | 29 |
| Figure 3.5 | The method for testing the DRAM..... | 30 |
| Figure 3.6 | The method for testing the SRAM..... | 31 |
| Figure 4.1 | The plots of number of gates of switchings for the set of burn-in patterns and the normal case patterns for C3540..... | 34 |
| Figure 4.2 | The power consumption of C1908..... | 35 |
| Figure 4.3 | The waveform of power versus frequency in burn-in and normal situation..... | 36 |
| Figure 5.1 | The BIST signal generator for the cyclic burn-in patterns..... | 37 |
| Figure 5.2 | The BIST circuit applied to burn-in test a combinational circuit..... | 38 |
| Figure 5.3 | The BIST circuit applied to burn-in test a sequential circuit..... | 39 |

List of Tables

| | | |
|-----------|--|----|
| Table 1.1 | Technology Roadmap of Semiconductor Manufacture..... | 2 |
| Table 2.1 | The form of scheduled event and activity at each time..... | 15 |
| Table 3.1 | The simulation results of power consumption under normal and burn-in for the DRAM and SRAM..... | 31 |
| Table 4.1 | Simulation results of the switchings for the generated input patterns for benchmark circuits..... | 32 |
| Table 4.2 | Simulation result of the maximum cyclic input pattern set..... | 33 |

