

References

- [1] *The National Technology Roadmap for Semiconductors*, Semiconductor Industry Association, 2004 Edition.
- [2] D.J Klinger, Y. Nakada and M. A. Meenedez, *AT&T Reliability Manual*, New York, AT&T, 1990.
- [3] Chuan-Yu Wang, Tan-Li Chou, "Maximum power estimation for CMOS circuit under arbitrary delay model." *IEEE International Symposium*, vol.4,pp.763-766,May 1996.
- [4] S.Devadas, K. Keutzer, and j. White, "Estimation of power dissipation in CMOS combinational circuits using Boolean function manipulation, " *IEEE Trans. on Computer-Aided Dssign*, vol. 11, pp.372-383, March 1992.
- [5] Chuan-Yu Wang and Kaushik Roy, "Maximum power estimation for CMOS circuits using deterministic and statistical approaches," *in Proceedings of the VLSI Conference*, 1996.
- [6] Chin-Chi Teng, Anthony M.Hill, and sung Mo Kang. "Estimation of maximum transition counts at internal nodes in CMOS VLSI Circuits," *in Proceedings of the ICCAD*, pages 366-370, November 1995.
- [7] Tohru Furuyama, "Wafer Burn-in Technology for RAM's," in IEDM,1993.
- [8] K.C. Huang, C.L.Lee and J.E.Chen, "Maximization of power dissipation under random excitation for burn-in testing, " *in Proceedings of International Test Conference*, October, 1998.

簡 歷

姓 名：劉 坪

性 別：男

生 日：中華民國七十年五月九日

籍 貫：台灣省苗栗縣

通訊地址：台中縣太平市新福東街 50 巷 30 號

學 歷：民國九十三年二月至民國九十四年十二月

國立交通大學電子研究所碩士班

民國八十九年九月至民國九十三年一月

國立中正大學電機工程學系

論文題目：應用於 CMOS 電路測試之內建熱加速自我測試電路

Built-In Self Test for the Burn-in Methodology of CMOS Circuit