

國立交通大學

電子工程學系電子研究所

博士論文

高介電係數介電質與金屬閘極製程技術之研究與



The Investigation and Application of High- $\kappa$   
Dielectrics and Metal Gate Process Technologies

研究生：洪彬舫

指導教授：荊鳳德 博士

中華民國九十五年十二月

高介電係數介電質與金屬閘極製程技術之研究與  
應用

The Investigation and Application of High- $\kappa$   
Dielectric Metal Gate Process Technologies

研究生：洪彬舫

Student: Bing-Fang Hung

指導教授：荊鳳德

Advisor: Dr. Albert Chin

國立交通大學

電子工程學系電子研究所



Submitted to Department of Electronics Engineering &  
Institute of Electronics

College of Electrical and Computer Engineering

National Chiao Tung University

in Partial Fulfillment of the Requirements  
for the Degree of Doctor of Philosophy

In

Electronics Engineering

2006

Hsinchu, Taiwan, Republic of China

中華民國九十五年十二月

# 高介電係數介電質與金屬閘極製程技術之研究 與應用


研究生：洪彬舫

指導教授：荊鳳德教授

國立交通大學

電子工程學系暨電子研究所

## 摘要



隨著互補式金氧半電晶體(CMOS)元件尺寸持續微縮，傳統的絕緣層-二氧化矽( $\text{SiO}_2$ )將遭遇漏電流過大的物理限制。另外，傳統的多晶矽閘極也將遭遇諸多挑戰-多晶矽空乏、硼穿透及高電阻係數。因此，新的絕緣層及閘極材料將是往後幾年超大型積體電路(VLSI)發展極需解決的問題。近年來，高介電係數介電層與金屬閘極的技術發展，已成為半導體產業最重要的研究之一。在本論文中，吾人將探討數種高介電係數介電層與金屬閘極的研究與應用。

首先，我們將探討高介電係數氮氧化矽鈣( $\text{HfSiON}$ )介電層，分別選用矽化鈣( $\text{HfSi}_x$ )與矽化銦( $\text{Ir}_x\text{Si}$ )所形成的全金屬矽化閘極(FUSI)來當 n-型與 p-型金氧半場效電晶體的閘極。而氮氧化矽鈣雖然比氧化鈣有較低的介電係數，但卻有較佳的熱穩定性。另外，使用矽化鈣與矽化銦全金屬矽化閘極比純金屬閘極有更好的熱穩定性，且可有效降低費米栓(Fermi-level pinning)效應所造成的有效功函數偏移

現象。結果顯示，結合氧化矽鈣與矽化鈣與矽化鋇全金屬矽化閘極，是實現雙金屬閘極互補式金氧半電晶體很好的選擇之一。

其次，我們將探討另一種高介電係數介電層氮氧化鏷鈣(HfLaON)，結合金屬氮化物閘極氮化鈿(TaN)應用於 n-型金氧半場效電晶體。氮氧化鏷鈣與氮氧化矽鈣同樣具有良好的高溫熱穩定性，但氮氧化鏷鈣卻有比氮氧化矽鈣還要高的介電係數的優點。此外，氮化鈿閘極具有良好的高溫熱穩定性，且結合氮氧化鏷鈣介電層後，其有效功函數將可調變到適用於 n-型金氧半場效電晶體的應用。

最後，我們將高介電係數氧化鏷鋁(LaAlO<sub>3</sub>)應用於低溫複晶矽薄膜電晶體(Low Temperature poly-Si TFTs)並結合低功函數鏷(Yb)金屬閘極，可以有效降低有效氧化層厚度(EOT)來達成提升電流密度及降低臨界電壓，進而得到大的驅動電流元件特性。此良好的元件特性並無經過氫化及特殊再結晶製程，且將可應用於未來的面板系統(SOP)上。

# **The Investigation and Application of High- $\kappa$ Dielectrics and Metal Gate Process Technologies**

**Student: B. F. Hung**

**Advisor: Dr. Albert Chin**

**Department of Electronics Engineering**

**& Institute of Electronics**

**National Chiao Tung University**

## **Abstract**

To continue down-scaling CMOS technology, traditional insulator layer - SiO<sub>2</sub> will face the physical limitation - large gate leakage current. In addition, traditional poly-Si gate encounters several inherent limitations, such as poly-Si depletion, boron penetration, and high resistivity. Therefore, new insulator and gate material technologies will become urgent for very large scale integration (VLSI) technology in the future years. Recently, metal-gate/high- $\kappa$  process technologies become one of the most important researches in the semiconductor industry. In this dissertation, we will investigate the application of several high- $\kappa$  dielectric and metal gate process technologies.

First of all, we will study the application of HfSiON dielectric with HfSi<sub>x</sub> and Ir<sub>x</sub>Si full silicidation (FUSI) metal gates in n-MOSFETs and p-MOSFETs, respectively. Although HfSiON has smaller dielectric constant than HfO<sub>2</sub>, it has better

thermal stability. Besides, using  $\text{HfSi}_x$  and  $\text{Ir}_x\text{Si}$  FUSI metal gates can obtain better thermal stability than using pure metal gates, and also can reduce the effective work function shifts due to Fermi-level pinning effect. These results indicate that integrating  $\text{HfSiON}$  with  $\text{HfSi}_x$  and  $\text{Ir}_x\text{Si}$  FUSI metal gates can achieve dual metal gates development in CMOS technology.

Next, we will study another high- $\kappa$  dielectric  $\text{HfLaON}$  with metal nitride TaN gate in n-MOS application.  $\text{HfLaON}$  has good thermal stability as  $\text{HfSiON}$ , but it has the advantage of higher  $\kappa$  value. Moreover, TaN also has similarly good thermal stability.

Integrating  $\text{HfLaON}$  with TaN gate will provide the appropriate effective work function in n-MOS application.

Finally, the application of high- $\kappa$   $\text{LaAlO}_3$  dielectric into low-temperature poly-Si thin-film transistors (TFTs) combining with low work function Yb metal gates was investigated. Good TFT performance was achieved - such as a high drive current and low threshold voltage due to the down-scaling effective oxide thickness (EOT) provided by the high- $\kappa$  dielectric. In addition, the good performance was achieved without hydrogen passivation or special crystallization steps. These results suggest that the Yb/ $\text{LaAlO}_3$  TFTs can meet the device requirements for system-on-panel (SOP) applications.

# Acknowledgement

First of all, I would like to thank my advisor Prof. Albert Chin for his fruitful discussions and illuminative suggestions during the period of my working toward PhD degree. His inspiration benefits me a lot on the creative ideas, effective schedule control and the integrity to the processing tasks. I am also grateful to ED633 group members - Dr. C. H. Huang, Dr. M. Y. Yang, Dr. D. S. Yu, Dr. C. C. Chen, Dr. H. L. Kao, Dr. C. H. Lai, C. H. Wu, K. C. Chiang, C. F. Cheng, C. C. Huang, Terry Wang, Z. W. Lin and W. L. Huang, for their enthusiastic assistance and cooperation.

Moreover, I am appreciative of the financial and equipment supports from National Science Council, National Nano Device Lab (NDL), and Semiconductor Center of NCTU. I am also grateful to those who ever assisted this work.

Finally, I greatly appreciate my parents, family, and my dear girl friend Miss Chia-Chin Hsieh who always support me and give me endless encouragement and spiritual sustenance. Without them, I can't finish this dissertation.

# Contents

<b>Abstract (in Chinese)</b> .....	<b>i</b>
<b>Abstract (in English)</b> .....	<b>iii</b>
<b>Acknowledgement</b> .....	<b>v</b>
<b>Contents</b> .....	<b>vi</b>
<b>Table Captions</b> .....	<b>viii</b>
<b>Figure Captions</b> .....	<b>ix</b>
 <b>Chapter 1 Introduction</b>	
1.1 Overview of high- $\kappa$ gate dielectrics.....	1
1.2 Overview of metal gate electrodes.....	2
1.3 Innovation and contribution.....	4
1.4 Thesis Organization.....	6
References.....	7
 <b>Chapter 2 High temperature stable <math>\text{Ir}_x\text{Si}</math> Gates with High Work Function on <math>\text{HfSiON}</math> p-MOSFETs</b>	
2.1 Introduction.....	14
2.2 Experimental procedure.....	16
2.3 Results and discussion.....	17
2.4 Conclusion.....	20
References.....	22
 <b>Chapter 3 <math>\text{HfSiON}</math> n-MOSFETs Using Low Work Function <math>\text{HfSi}_x</math> Gates</b>	
3.1 Introduction.....	32



3.2 Experimental procedure.....	33
3.3 Results and discussion.....	34
3.4 Conclusion.....	35
References.....	37

**Chapter 4 Novel High- $\kappa$  HfLaON n-MOSFETs with Preserved Amorphous State to 1000°C**

4.1 Introduction.....	45
4.2 Experimental procedure.....	46
4.3 Results and discussion.....	47
4.4 Conclusion.....	50
References.....	51

**Chapter 5 Poly-Silicon Thin Film Transistors Using Ytterbium Metal Gate and LaAlO<sub>3</sub> Dielectric**

5.1 Introduction.....	69
5.2 Experimental procedure.....	70
5.3 Results and discussion.....	71
5.4 Conclusion.....	73
References.....	74

**Chapter 6 Conclusions.....82**

**Vita.....84**

**Publication Lists.....85**

# Table Captions

## **Chapter 5 Poly-Silicon Thin Film Transistors Using Ytterbium Metal Gate and LaAlO<sub>3</sub> Dielectric**

Table 5-1 Comparison of poly-Si TFTs formed by a furnace-crystallization with various gate dielectrics of LaAlO<sub>3</sub>, Al<sub>2</sub>O<sub>3</sub>, LPCVD SiO<sub>2</sub>, and PECVD TEOS oxides.



# Figure Captions

## Chapter 1 Introduction

Fig. 1-1 The evolution of CMOS technology requirements (ITRS 2005).

Fig. 1-2 The band offset of popular high- $\kappa$  materials.

Fig. 1-3 The values of work function for different metal materials.

## Chapter 2 High temperature stable $\text{Ir}_x\text{Si}$ Gates with High Work

### Function on $\text{HfSiON}$ p-MOSFETs

Fig. 2-1  $C$ - $V$  characteristics of  $\text{HfSiON}/\text{n-Si}$  with  $\text{Ir}_x\text{Si}$ , Ir and Al gates capacitors.

The device areas are  $100\ \mu\text{m} \times 100\ \mu\text{m}$ .

Fig. 2-2  $J$ - $V$  characteristics of  $\text{HfSiON}/\text{n-Si}$  with  $\text{Ir}_x\text{Si}$ , Ir and Al gates capacitors.

Fig. 2-3 XRD profiles of  $\text{Ir}_3\text{Si}/\text{HfSiON}$  structures.

Fig. 2-4 SIMS profile of  $\text{Ir}_3\text{Si}$  gates on  $\text{HfSiON}$  at different RTA temperature. The

$\text{Ir}_3\text{Si}$  accumulated toward  $\text{HfSiON}$  interface is found to un-pin the Fermi-level.

Fig. 2-5 The  $I_d$ - $V_d$  characteristics of  $\text{Ir}_3\text{Si}/\text{HfSiON}$  p-MOSFETs.

Fig. 2-6 The  $I_d$ - $V_g$  characteristics of  $\text{Ir}_3\text{Si}/\text{HfSiON}$  p-MOSFETs.

Fig. 2-7 The extracted hole mobilities from  $I_d$ - $V_g$  characteristics of  $\text{Ir}_3\text{Si}/\text{HfSiON}$  p-MOSFETs.

## Chapter 3 HfSiON n-MOSFETs Using Low Work Function HfSi<sub>x</sub>

### Gates

Fig. 3-1 *C-V* characteristics for high temperature RTA formed HfSi<sub>x</sub>/HfSiON and low temperature Al/HfSiON capacitors. The device area was 100 μm×100 μm.

Fig. 3-2 *J-V* characteristics for high temperature RTA formed HfSi<sub>x</sub>/HfSiON and low temperature Al/HfSiON capacitors.

Fig. 3-3 The *I<sub>d</sub>-V<sub>d</sub>* characteristics of HfSi<sub>x</sub>/HfSiON n-MOSFETs. The amorphous-Si on HfSiON was 5 nm and gate length was 10 μm.

Fig. 3-4 The *I<sub>d</sub>-V<sub>g</sub>* characteristics HfSi<sub>x</sub>/HfSiON n-MOSFETs. The amorphous-Si on HfSiON was 5 nm and gate length was 10 μm.

Fig. 3-5 The electron mobilities of HfSi<sub>x</sub>/HfSiON n-MOSFETs.

## Chapter 4 Novel High-κ HfLaON n-MOSFETs with Preserved Amorphous State to 1000°C

Fig. 4-1 Grazing incident XRD spectra of HfLaO after different RTA temperature.

Fig. 4-2 Grazing incident XRD spectra of HfLaON with NH<sub>3</sub> plasma after different RTA temperature. In contrast to the HfLaO case, HfLaON stays amorphous state after 1000°C RTA.

Fig. 4-3 XPS spectra of HfLaON after 1000°C RTA. The existence of Hf, La, O, and N is clearly seen.

Fig. 4-4 TEM image of TaN/HfLaON/Si after 1000°C RTA. Good interface property is observed with very thin interfacial layer.

Fig. 4-5 *J-V* characteristics of 1000°C-annealed TaN/HfLaON n-MOS capacitors with various N<sup>+</sup> nitridation.

Fig. 4-6 *C-V* characteristics of 1000°C-annealed TaN/HfLaON n-MOS capacitors with various N<sup>+</sup> nitridation.

Fig. 4-7 *C-V* characteristics of TaN/HfLaON n-MOS capacitors after different temperature RTA. The device area was 100 μm×100 μm.

Fig. 4-8 *J-V* characteristics of TaN/HfLaON n-MOS capacitors after different temperature RTA.

Fig. 4-9 SIMS profile of TaN gate on HfLaON at different temperature RTA. No Ta penetration through HfLaON can be found.

Fig. 4-10 The comparison of gate leakage current density for MOS devices with SiO<sub>2</sub> and HfLaON gate dielectrics.

Fig. 4-11 The dielectric constant of HfLaON at different RTA temperature. Significant higher κ value at high RTA temperature is obtained than HfO<sub>2</sub>.

Fig. 4-12 The *I<sub>d</sub>-V<sub>d</sub>* characteristics of TaN/HfLaON n-MOSFETs fabricated at

1000°C RTA thermal cycle.

Fig. 4-13 The  $I_d-V_g$  characteristics of TaN/HfLaON n-MOSFETs fabricated at 1000°C RTA thermal cycle.

Fig. 4-14 The electron mobilities of TaN/HfLaON n-MOSFETs fabricated at 1000°C RTA thermal cycle.

Fig. 4-15 The  $\Delta V_t$  of TaN/HfLaON n-MOSFETs stressed at 85°C and 10 MV/cm for 1 hour.

## Chapter 5 Poly-Silicon Thin Film Transistors Using Ytterbium

### Metal Gate and LaAlO<sub>3</sub> Dielectric




Fig. 5-1  $C-V$  hysteresis of 50 nm LaAlO<sub>3</sub> gate dielectric with 400°C 30 min furnace O<sub>2</sub> treatment after sweeping between 5V and -5V. The  $\Delta V_{\text{hys}}$  is smaller than 70 mV.

Fig. 5-2 The gate current density vs. electric field relation for LaAlO<sub>3</sub> gate dielectric poly-Si TFT.

Fig. 5-3 The  $I_d-V_g$  characteristics of the Yb/LaAlO<sub>3</sub> poly-Si TFT measured at  $V_{\text{ds}} = 0.1$  V.

Fig. 5-4 The  $I_d-V_d$  characteristics of the Yb/LaAlO<sub>3</sub> poly-Si TFT.

Fig. 5-5 The gate voltage shift of Yb/LaAlO<sub>3</sub> poly-Si TFT under constant-current stress of 100  $\mu\text{A}/\text{cm}^2$  to 10  $\text{mA}/\text{cm}^2$ .

# Chapter 1


## Introduction

### 1.1 Overview of high- $\kappa$ gate dielectrics

The gate leakage current through the gate oxide increases significantly because direct tunneling is the primary conduction mechanism in down-scaling CMOS technologies. To reduce the leakage current related higher power consumption in highly integrated circuit and overcome the physical thickness limitation of silicon dioxide, the conventional SiO<sub>2</sub> will be replaced with high dielectric constant (high- $\kappa$ ) materials as the gate dielectrics beyond the 65 nm technology mode [1]-[6]. Therefore, the engineering of high- $\kappa$  gate dielectrics have attracted great attention and played an important role in VLSI technology. Although high- $\kappa$  materials often exhibit smaller bandgap and higher defect density than conventional silicon dioxide, using the high- $\kappa$  gate dielectric can increase efficiently the physical thickness in the same effective oxide thickness (EOT) that shows lower leakage characteristics than silicon dioxide by several orders without the reduction of capacitance density [2]-[5]. According to the ITRS (International Technology Roadmap for Semiconductor) [7], the suitable gate dielectrics must have  $\kappa$  value more than 8 for 50-70 nm technology nodes and that must be more than 15 when the technology dimension less than 50 nm. Fig. 1-1

shows the evolution of CMOS technology requirements.

Research on finding an appropriate substitute to the superior  $\text{SiO}_2$  has been going on for almost a decade. Oxy-nitrides ( $\text{SiO}_x\text{N}_y$ ) have been introduced to extend the use of  $\text{SiO}_2$  in production but eventually it has to be replaced by a high- $\kappa$  material, such as  $\text{Ta}_2\text{O}_5$ ,  $\text{TiO}_2$ ,  $\text{HfO}_2$ ,  $\text{ZrO}_2$ ,  $\text{Al}_2\text{O}_3$ ,  $\text{La}_2\text{O}_3$  or mixtures of them or metal-oxide-silicates of the mentioned compounds. However, most metal oxides will have the characteristics of crystallization at elevated temperature which cause devices generate non-uniform leakage distribution and give large statistical variation for nano-meter devices across the chip. Therefore, replacement gate strategies have been proposed to prevent crystallization and deleterious effects of mass and electrical transport along grain boundaries. Fig. 1-2 shows the summaries of the  $\kappa$  value and band offset for popular high- $\kappa$  dielectric candidates.



## 1.2 Overview of metal gate electrodes

The gate electrode in CMOS devices is conventionally made of highly doped polycrystalline silicon (poly-Si). However, as the CMOS technology down-scaling, poly-Si gate will encounter several inherent limitations. One of them is depletion of the poly-Si electrode when the gate stack is biased in inversion [8]-[20]. The depleted region is added to the dielectric thickness, which results the increase of EOT and degradation of the transconductance. Increased resistance of the gate electrode fingers



is another issue due to the scaling geometry. Besides, diffusion of boron penetrates from the poly-Si gate will also degrade the performance of the transistors.

To overcome these problems, using metal gate electrodes will be a practical way to eliminate poly gate depletion and boron penetration [8]-[15]. In addition, metal gates also show the potential of reduced sheet resistance. However, metal-gate/high- $\kappa$  CMOSFETs show undesired high threshold voltages ( $V_t$ ), which is opposite to the VLSI scaling trend. This phenomenon is known as “Fermi-level pinning”, although the background physics may be attributed to interface dipole and/or charged defects [8]. Moreover, thermal stability of the effective metal electrode and metal diffusion are also important considerations.

The work functions ( $\Phi_m$ ) of metal shown in Fig. 1-3 play an important role for metal-gate/high- $\kappa$  CMOSFETs. The preferred work function of the metals are  $\sim 5.2$  eV for p-MOSFETs and  $\sim 4.1$  eV for n-MOSFETs. Recently, lots of metal or metal-nitride materials have been widely researched and successfully intergraded in advanced CMOSFETs, such as TiN, TaN, Pt, Mo and Ir [8]-[20]. However, it has been found that thermal annealing of the metal gates at temperatures above  $900^\circ\text{C}$  results in mid-gap values for almost all metal gate candidates. Therefore, the Fermi-level pinning effect needs to be avoided by selecting suitable metal gate and high- $\kappa$  materials for advanced CMOS technologies.

### 1.3 Innovation and Contribution

To compensate Fermi-level pinning effect, low and high work function metal electrodes are required to reduce the pinning effect for n- and p-MOSFETs, respectively. For p-MOSFETs, high work function metal electrodes larger than the 5.2 eV of p<sup>+</sup> poly-Si are needed. However, only Ir (5.27 eV) and Pt (5.65 eV) in the Periodic Table [21] can meet this requirement, which make the metal-gate/high- $\kappa$  p-MOSFETs especially challenging [8]-[10]. Ir is more preferable than Pt due to a simpler etching process by reactive ion etching (RIE) [22]-[23]. Unfortunately, large metal diffusion through high- $\kappa$  dielectrics was found in pure Ir gates after 1000°C RTA which caused p-MOS device failures [24]-[25]. Another possibility is using low temperature full silicidation (FUSI) gates [9],[24]-[27]. However, the p-MOS devices incorporating high work function Pt<sub>x</sub>Si or Ir<sub>x</sub>Si still failed to integrate into the CMOS SALICIDE process due to the lack of required selective wet etching of Pt or Ir during SALICIDE. In this thesis, we have proposed and demonstrated a new high temperature stable Ir<sub>x</sub>Si FUSI gate on high- $\kappa$  HfSiON with a proper effective work function of 4.95 eV. HfSiON has good metal diffusion barrier property and the good compatibility with currently used SiON gate dielectric with added Hf for higher  $\kappa$  value.

For n-MOS application, we have used the similar method of Ir<sub>x</sub>Si for p-MOS to

develop the low work function  $\text{HfSi}_x$  gate for n-MOSFETs. This is because the Hf has very low work function of 3.5 eV in the Periodic Table. The  $\text{HfSi}_x$  gate on  $\text{HfSiON}$ , formed by Hf deposition on thin amorphous Si, gives a low effective work function of 4.27 eV. In addition, the  $\text{HfSi}_x/\text{HfSiON}$  can sustain a high rapid thermal annealing (RTA) temperature of 1000°C that is compatible with current VLSI process line. Since both process and mechanism of  $\text{HfSi}_x$  and  $\text{Ir}_x\text{Si}$ , with respective low and high effective work function, are the same, these results indicate the high possibility to realize dual work function metal-gate/high- $\kappa$  CMOS with large work function difference.



Besides, we also developed the novel  $\text{HfLaON}$  gate dielectric with simple TaN metal gate, good device integrity with a low effective work function of 4.24 eV has been obtained for n-MOSFETs. The preserved 1000°C amorphous state is similar to currently used  $\text{SiO}_2$  or  $\text{SiON}$ , with additional merit of full process compatibility with VLSI fabrication lines.

Finally, we have integrated low work function ytterbium (Yb) metal gate with high- $\kappa$   $\text{LaAlO}_3$  dielectric into low-temperature poly-Si (LTPS) thin film transistors (TFTs). Good TFT performance was achieved - such as a high drive current, low threshold voltage and sub-threshold slope, as well as an excellent on/off current ratio and high gate-dielectric breakdown field. This was achieved without hydrogen

passivation or special crystallization steps. The good performance is related to the high gate capacitance density and small equivalent-oxide thickness provided by the high- $\kappa$  dielectric.

## 1.4 Thesis Organization

This dissertation focused on the characterization of alternative metal gates and high- $\kappa$  dielectric materials for the sub-45 nm technology node. In this chapter, the history of high- $\kappa$  dielectrics and metal gate electrode evolution and the key materials have been reviewed. Chapter 2, 3, and 4 deeply study the  $\text{IrSi}_x$  gate on  $\text{HfSiON}$  for p-MOS,  $\text{Hf}_x\text{Si}$  gate on  $\text{HfSiON}$  for n-MOS, TaN gate on  $\text{HfLaON}$  for n-MOS, respectively. Chapter 5 presents the study of Yb metal gate combining with a high- $\kappa$   $\text{LaAlO}_3$  dielectric into low-temperature poly-Si TFTs. A summary and suggestion are presented in chapter 6.

## Reference

- [1] M. Koyama, K. Suguro, M. Yoshiki, Y. Kamimuta, M. Koike, M. Ohse, C. Hongo and A. Nishiyama, "Thermally stable ultra-thin nitrogen incorporated ZrO<sub>2</sub> gate dielectric prepared by low temperature oxidation of ZrN," in *IEDM Tech. Dig.*, pp. 20.3.1-20.3.4, 2001.
- [2] E. P. Gusev, D. A. Buchanan, E. Cartier, A. Kumar, D. DiMaria, S. Guha, A. Callegari, S. Zafar, P. C. Jamison, D. A. Neumayer, M. Copel, M. A. Gribelyuk, H. Okorn-Schmidt, C. D Emic, P. Kozlowski, K. Chan, N. Bojarczuk, L. -A. Ragnarsson and Rons, "Ultrathin high- $\kappa$  gate stacks for advanced CMOS devices," in *IEDM Tech. Dig.*, pp. 20.1.1-20.1.4, 2001.
- [3] W. Zhu, T. P. Ma, T. Tamagawa, Y. Di, J. Kim, R. Carruthers, M. Gibson and T. Furukawa, "HfO<sub>2</sub> and HfAlO for CMOS: thermal stability and current transport," in *IEDM Tech. Dig.*, pp. 20.4.1-20.4.4, 2001.
- [4] L. Kang, K. Onishi, Y. Jeon, Byoung Hun Lee, C. Kang, Wen-Jie Qi, R. Nieh, S. Gopalan, R Choi and J. C. Lee, " MOSFET devices with polysilicon on single-layer HfO<sub>2</sub> high- $\kappa$  dielectrics," in *IEDM Tech. Dig.*, pp. 35-38, 2000.
- [5] Rino Choi, Chang Seok Kang, Byoung Hun Lee, K. Onishi, R. Nieh, S. Gopalan, E. Dharmarajan and J. C. Lee, "High-quality ultra-thin HfO<sub>2</sub> gate dielectric MOSFETs with TaN electrode and nitridation surface preparation," in *IEDM Tech. Dig.*, pp. 15-16, 2001.
- [6] Z. J. Luo, T. P. Ma, E. Cartier, M. Copel, T. Tamagawa and B. Halpern, "Ultra-thin ZrO<sub>2</sub> (or silicate) with high thermal stability for CMOS gate applications," in *Symp. on VLSI Technology*, pp. 135-136, 2001.
- [7] International Technology Roadmap for Semiconductor, 2004.

- [8] J. K. Schaeffer, C. Capasso, L. R. C. Fonseca, S. Samavedam, D. C. Gilmer, Y. Liang, S. Kalpat, B. Adetutu, H.-H. Tseng, Y. Shiho, A. Demkov, R. Hegde, W. J. Taylor, R. Gregory, J. Jiang, E. Luckowski, M. V. Raymond, K. Moore, D. Triyoso, D. Roan, B. E. White Jr, and P. J. Tobin, "Challenges for the integration of metal gate electrodes," in *IEDM Tech. Dig.*, pp. 287-290, 2004.
- [9] W. P. Maszara, Z. Krivokapic, P. King, J. S. Goolgweon, and M. R. Lin, "Transistors with dual work function metal gate by single full silicidation (FUSI) of polysilicon gates," in *IEDM Tech. Dig.*, pp.367-370, 2002.
- [10] H.-H. Tseng, C. C. Capasso, J. K. Schaeffer, E. A. Hebert, P. J. Tobin, D. C. Gilmer, D. Triyoso, M. E. Ramón, S. Kalpat, E. Luckowski, W. J. Taylor, Y. Jeon, O. Adetutu, R. I. Hegde, R. Noble, M. Jahanbani, C. El Chemali, and B. E. White, "Improved short channel device characteristics with stress relieved pre-oxide (SRPO) and a novel tantalum carbon alloy metal gate/HfO<sub>2</sub> stack," in *IEDM Tech. Dig.*, pp. 821-824, 2004.
- [11] H. -J. Cho, C. S. Kang, K. Onishi, S. Gopalan, R. Nieh, R. Choi, E. Dharmarajan and J.C. Lee, "Novel nitrogen profile engineering for improved TaN/HfO<sub>2</sub> Si MOSFET performance," in *IEDM Tech. Dig.*, pp. 30.2.1-30.2.4, 2001.
- [12] Y. T. Hou, M. F. Li, T. Low, and D. L. Kwong, "Impact of metal gate work function on gate leakage of MOSFETs," in *DRC Symp.*, pp. 154-155, 2003.
- [13] Dae-Gyu Park, Kwan-Yong Lim, Heung-Jae Cho, Tae-Ho Cha, Joong-Jung Kim, Jung-Kyu Ko, Ins-Seok Yeo and Jin Won Park, "Novel damage-free direct metal gate process using atomic layer deposition," in *Symp. on VLSI Technology*, pp. 65-66, 2001.
- [14] C. Cabral Jr. , J. Kedzierski, B. Linder, S. Zafar, V. Narayanan, S. Fang, A. Steegen, P. Kozlowski, R. Carruthers, and R. Jammy," Dual workfunction fully

- silicided metal gates,” in *Symp. on VLSI Technology*, pp. 184-185, 2004.
- [15] S. B. Samavedam, L. B. La, J. Smith, S. Dakshina-Murthy, E. Luckowski, J. Schaeffer, M. Zavala, R. Martin, V. Dhandapani, D. Triyoso, H. H. Tseng, P. J. Tobin, D. C. Gilmer, C. Hobbs, W. J. Taylor, J. M. Grant, R. I. Hegde, J. Mogab, C. Thomas, P. Abramowitz, M. Moosa, J. Conner, J. Jiang, V. Arunachalam, M. Sadd, B.-Y. Nguyen, and B. White,” Dual-metal gate CMOS with HfO<sub>2</sub> gate dielectric,” in *IEDM Tech. Dig.*, pp. 433-436, 2002.
- [16] D. S. Yu, A. Chin, C. C. Laio, C. F. Lee, C. F. Cheng, W. J. Chen, C. Zhu, M.-F. Li, S. P. McAlister, and D. L. Kwong, “3D GOI CMOSFETs with novel IrO<sub>2</sub> (Hf) dual gates and high- $\kappa$  dielectric on 1P6M-0.18  $\mu$ m-CMOS,” in *IEDM Tech. Dig.*, pp. 181-184, 2004.
- [17] D. S. Yu, A. Chin, C. C. Liao, C. F. Lee, C. F. Cheng, M. F. Li, Won Jong Yoo, and S. P. McAlister, “3D Metal-Gate/High- $\kappa$ /GOI CMOSFETs on 1-Poly-6-Metal 0.18- $\mu$ m Si Devices,” *IEEE Electron Device Lett.* 26, pp. 118-120, Feb. 2005.
- [18] X. P. Wang, C. Shen, Ming-Fu Li, H.Y. Yu, Yiyang Sun, Y. P. Feng, Andy Lim, Hwang Wan Sik, Albert Chin, Y. C. Yeo, Patrick Lo, and D.L. Kwong,” Dual Metal Gates with Band-Edge Work Functions on Novel HfLaO High- $\kappa$  Gate Dielectric,” in *Symp. on VLSI Technology*, pp. 12-13, 2006.
- [19] J. H. Lee, H. Zhong, Y.-S. Suh, G. Heuss, J. Gurganus, B. Chen, and V. Misra,” Tunable work function dual metal gate technology for bulk and nonbulk CMOS,” in *IEDM Tech. Dig.*, pp. 359-362, 2002.
- [20] H. Y. Yu, M. F. Li, and D.L. Kwong,” Thermally Robust HfN Metal as a Promising Gate Electrode for Advanced MOS Device Application,” *IEEE Transactions on Electron Devices*, vol. 51, Apr., 2004.
- [21] H. B. Michaelson, “The work function of the elements and its periodicity,” *J.*

*Appl. Phys.*, vol. 48, pp. 4729-4733, Nov. 1977.

- [22] C. H. Lai, A. Chin, K. C. Chiang, W. J. Yoo, C. F. Cheng, S. P. McAlister, C. C. Chi and P. Wu, "Novel SiO<sub>2</sub>/AlN/HfAlO/IrO<sub>2</sub> memory with fast erase, large  $\Delta V_{th}$  and good retention," in *Symp. VLSI Tech. Dig.*, 2005, pp. 210-211.
- [23] K. C. Chiang, Albert Chin, C. H. Lai, W. J. Chen, C. F. Cheng, B. F. Hung, C. C. Liao, "Very high k and high density TiTaO MIM capacitors for analog and RF applications," in *Symp. VLSI Tech. Dig.*, 2005, pp. 62-63.
- [24] D. S. Yu, A. Chin, C. H. Wu, M.-F. Li, C. Zhu, S. J. Wang, W. J. Yoo, B. F. Hung and S. P. McAlister, "Lanthanide and Ir-based dual metal-gate/HfAlON CMOS with large work-function difference," in *IEDM Tech. Dig.*, 2005, pp. 649-652.
- [25] C. H. Huang, D. S. Yu, A. Chin, W. J. Chen, C. X. Zhu, M.-F. Li, B. J. Cho, and D. L. Kwong, "Fully silicided NiSi and germanided NiGe dual gates on SiO<sub>2</sub>/Si and Al<sub>2</sub>O<sub>3</sub>/Ge-On-Insulator MOSFETs," in *IEDM Tech. Dig.*, 2003, pp. 319-322.
- [26] B. Tavel, T. Skotnicki, G. Pares, N. Carrière, M. Rivoire, F. Leverd, C. Julien, J. Torres, and R. Pantel, "Totally silicided (CoSi<sub>2</sub>) polysilicon: a novel approach to very low-resistive gate ( $\sim 2\Omega/\square$ ) without metal CMP nor etching," in *IEDM Tech. Dig.*, 2001, pp. 815-828.
- [27] T. Nabatame, M. Kadoshima, K. Iwamoto, N. Mise, S. Migita, M. Ohno, H. Ota, N. Yasuda, A. Ogawa, K. Tominaga, H. Satake, and A. Toriumi, "Partial silicides technology for tunable work function electrodes on high-k gate dielectrics- fermi level pinning controlled PtSi<sub>x</sub> for HfO<sub>x</sub>(N) pMOSFET," in *IEDM Tech. Dig.*, 2004, pp.83-86.



Year of Production	2005	2007	2010	2013	2016
MPU/ASIC Metal1 ½ Pitch (nm) (contacted)	90	68	45	32	22
<b>Equivalent Oxide Thickness (EOT) Requirements</b>					
Extended Planar Bulk (Å)	12	11	6.5		
UTB FD-SOI (Å)			7	5	
DG MOSFET (Å)				6	5
<b>Gate Poly Depletion and Inversion-Layer Thickness Requirements</b>					
Extended Planar Bulk (Å)	7.3	7.4	2.7		
UTB FD-SOI (Å)			4	4	
DG MOSFET (Å)				4	4
<b>Saturation Threshold Voltage Requirements</b>					
Extended Planar Bulk (mV)	195	165	151		
UTB FD-SOI (mV)			167	167	
DG MOSFET (mV)				185	195

Fig. 1-1 The evolution of CMOS technology requirements (ITRS 2005).






Fig. 1-2 The band offset of popular high- $\kappa$  materials.







Fig. 1-3 The values of work function for different metal materials.



## Chapter 2

# High temperature stable $\text{Ir}_x\text{Si}$ Gates with High Work Function on $\text{HfSiON}$ p-MOSFETs

### 2.1 Introduction

To continue down-scaling VLSI technology and increase the integration density, high- $\kappa$  gate dielectrics are needed for MOSFETs to reduce the large dc power consumption from gate leakage current [1]-[10]. In addition, metal gates are required to eliminate poly gate depletion. However, metal-gate/high- $\kappa$  CMOSFETs show undesired high threshold voltages ( $V_T$ ), which is opposite to the VLSI scaling trend. This phenomenon is known as “Fermi-level pinning” [1], although the background physics may be attributed to interface dipole and/or charged defects [1], [8]. To compensate this Fermi-level pinning effect, high work function metal electrodes larger than the 5.2 eV of  $\text{p}^+$  poly-Si are needed. However, only Ir (5.27 eV) and Pt (5.65 eV) in the Periodic Table [11] can meet this requirement, which make the metal-gate/high- $\kappa$  p-MOSFETs especially challenging [1]-[2]. Ir is more preferable than Pt due to a simpler etching process by reactive ion etching (RIE) [12]-[13]. Unfortunately, large metal diffusion through high- $\kappa$  dielectrics was found in pure Ir gates after 1000°C RTA which caused p-MOS device failures [7]-[8]. Previous

attempts by using IrN to improve the thermal stability also failed due to weak Ir-N bonding strengths, where IrN decomposition and penetrating high- $\kappa$  dielectrics were found after high temperature RTA [8]. Another possibility is using low temperature full silicidation (FUSI) gates [3]-[9]. However, the p-MOS devices incorporating high work function Pt<sub>x</sub>Si or Ir<sub>x</sub>Si still failed to integrate into the CMOS SALICIDE process due to the lack of required selective wet etching of Pt or Ir during SALICIDE.

To overcome this problem, we have proposed and demonstrated a new high temperature stable Ir<sub>x</sub>Si FUSI gate on high- $\kappa$  HfSiON. This is different from the low temperature FUSI process [3]-[6] since it is formed first before ion implantation and undergoes 1000°C RTA thermal cycle for implant activation. To achieve this high temperature stability goal, additional Si was inserted between Ir and high- $\kappa$  HfSiON, where less Fermi-level pinning was obtained by forming Ir-rich Ir<sub>x</sub>Si gates. High- $\kappa$  HfSiON also has good metal diffusion barrier property [14]-[15], which is similar to our previous HfAlON [7]-[8] but it has the important advantage of better compatibility with currently used SiON gate dielectric with added Hf for higher  $\kappa$  value. After 1000°C RTA, Ir<sub>x</sub>Si/HfSiON p-MOSFETs show good device integrity of a high effective work function ( $\phi_{m-eff}$ ) of 4.95 eV, a small  $V_t$  of -0.15 V and a peak hole mobility of 84 cm<sup>2</sup>/V-s. These results are compatible with and even better than the best reported metal-gate/high- $\kappa$  p-MOSFETs [5]-[9].

## 2.2 Experimental procedure

The gate-first Ir<sub>x</sub>Si/HfSiON p-MOSFETs were fabricated on 12-in N-type Si wafers with resistivity of 1~10 Ω-cm. After RCA cleaning, 4 nm HfSiO dielectric (Hf/(Hf+Si) = 50%) was deposited by atomic-layer deposition (ALD). HfSiON gate dielectric was formed by applying NH<sub>3</sub> plasma surface nitridation on HfSiO [16]. After post-deposition annealing (PDA), 5~30 nm amorphous Si and 20~30 nm Ir were deposited by PVD [7]. For Ir/Si/HfSiON capacitors, a 1000°C RTA was applied for 10 sec to form Ir<sub>x</sub>Si gates. For MOSFETs, additional 400 nm Si was deposited on top of Ir/Si to avoid ion implantation penetrating through the thin Ir/Si. After gate definition, Boron was implanted at 25 KeV energy and 5×10<sup>15</sup> cm<sup>-2</sup> dose, and activated at 1000°C RTA for 10 sec. Meanwhile, Ir<sub>x</sub>Si was also formed during RTA, where the x=3 was determined by x-ray diffraction measurements. Note that this process is different from the low temperature FUSI process [3]-[6], and such a simple self-aligned process is fully compatible to current VLSI lines. Secondary ion-mass spectroscopy (SIMS) was measured to study the Ir distribution profile. The fabricated p-MOSFETs were further characterized by *C-V* and *I-V* measurements. For comparison, Al and Ir gated MOS capacitors on HfSiON were also fabricated. To prevent the different oxide charge from causing error in  $\phi_{m-eff}$  extraction, HfSiON was subjected to the same thermal cycle (1000°C RTA for 10 sec) before Al gate deposition.

## 2.3 Results and discussion

Fig. 2-1 shows the measured  $C$ - $V$  characteristics of  $\text{Ir}_x\text{Si}$ , Ir and Al gates on HfSiON MOS devices. Low temperature Al gated HfSiON capacitors were used as a reference because pure metal deposited at low temperature has little interface reaction with high- $\kappa$  dielectrics to cause Fermi-level pinning [10]. In addition, the flat band voltage ( $V_{fb}$ ) is expressed as:

$$V_{fb} = \phi_{ms} - Q_f / C_{ox} = (\phi_m - \phi_s) - (Q_f / \epsilon_0 \kappa_{ox}) t_{ox} = (\phi_m - \phi_s) - (Q_f / \epsilon_0 \kappa_{\text{SiO}_2}) \text{EOT} \quad (1)$$

where  $\phi_m$  and  $\phi_s$  are the work functions for metal gates and Si, respectively.  $Q_f$ ,  $C_{ox}$ ,  $t_{ox}$  and EOT are the oxide charge, capacitance, physical thickness and equivalent-oxide thickness for high- $\kappa$  dielectrics, respectively. Since HfSiON has the same thermal cycle (1000°C RTA for 10 sec) before Al gate formation, the  $Q_f$  effect should be similar to FUSI gates. Therefore, the principal effect of  $V_{fb}$  shift might be due to the difference of effective  $\phi_m$ . In comparing with the conventional  $\phi_{m\text{-eff}}$  extraction from  $V_{fb}$ - $t_{ox}$  or  $V_{fb}$ -EOT plot, this method uses a simple process without fabricating MOS devices with various  $t_{ox}$  and measuring the thickness carefully by transmission electron microscopy (TEM). Since the capacitance value or EOT of ~1.6 nm are the same for various gated HfSiON capacitors, the shifts of  $C$ - $V$  curves with different gate electrodes are attributed to the different work functions. Ir/HfSiON after 900°C RTA has a large  $V_{fb}$  shift of 1.15 V to control low temperature Al gates (4.1 eV  $\phi_{m\text{-eff}}$ ) that gives the required high  $\phi_{m\text{-eff}}$  of 5.25 eV. This work function value is also

close to the reported 5.27 eV for Ir [11], indicating no pinning effect in pure metal Ir gates. This is due to weak bonding strengths of Ir-O or Ir-N that reduce the Fermi-level pinning related interface reaction [8]. However, Ir/HfSiON capacitors failed after 1000°C RTA. To improve thermal stability, additional amorphous Si of 5~30 nm was inserted between Ir and HfSiON. Good  $C-V$  characteristics were measured for  $\text{Ir}_x\text{Si}/\text{HfSiON}$  devices after the required 1000°C RTA for implant activation, although thermal stability was traded off at the Fermi-level pinning caused by the Si/HfSiON interface reaction. However, the continuously increasing  $V_{fb}$  toward the value of pure Ir gates was observed by decreasing the inserted amorphous Si layer, and a high  $\phi_{m\text{-eff}}$  of 4.95 eV was obtained for  $\text{Ir}_x\text{Si}/\text{HfSiON}$  devices with the inserted 5 nm amorphous Si. This 4.95 eV  $\phi_{m\text{-eff}}$  is significantly larger than  $\text{Ni}_3\text{Si}/\text{HfSiON}$  [6]. This result is also slightly better than previous  $\text{Ir}_x\text{Si}/\text{HfAlON}$  [7] due to thinner amorphous Si on high- $\kappa$  dielectrics. Slow depletion for  $\text{Ir}_x\text{Si}/\text{HfSiON}$  devices with 30 nm amorphous Si may be due to non-uniform silicidation as examined by TEM, where locally un-reacted Si was found to cause voltage drop in gate electrodes. The formation of FUSI gates is evident from the same inversion and accumulation capacitances measured in MOSFETs.

Fig. 2-2 shows the  $J-V$  characteristics of  $\text{Ir}_x\text{Si}$ , Ir and Al gates on high- $\kappa$  HfSiON devices. After 1000°C RTA, Ir/HfSiON devices failed due to large leakage current. In



sharp contrast,  $\text{Ir}_x\text{Si}$  gates on  $\text{HfSiON}$  showed successfully improved thermal stability to  $1000^\circ\text{C}$  RTA, which is evident from low leakage current comparable with  $\text{P}^+$  poly-Si gates [17]. Here high temperature thermal cycle is required for dopant activation after ion implantation.

We have further used the X-Ray Diffraction (XRD) measurements to characterize the  $\text{Ir}_x\text{Si}$ . As shown in Fig. 2-3, the Ir-rich  $\text{Ir}_x\text{Si}$  with  $x=3$  was found with distinct  $2\theta$  angle to residual Ir peak. The measured large  $V_{fb}$  shift of  $\text{Ir}_x\text{Si}$  is supported by SIMS profile as shown in Fig. 2-4. Here Ir segregation toward amorphous Si was measured to form  $\text{Ir}_x\text{Si}$  on  $\text{HfSiON}$  surface. Such FUSI formation directly on high- $\kappa$  dielectrics is known to reduce Fermi-level pinning [6]-[8]. Therefore, good thermal stability of  $1000^\circ\text{C}$  RTA, a reasonable high  $\phi_{m\text{-eff}}$  of 4.95 eV, and low gate dielectric leakage current can be simultaneously achieved in  $\text{Ir}_x\text{Si}/\text{HfSiON}$  MOS capacitors. To the best of our knowledge, this is the highest reported  $\phi_{m\text{-eff}}$  in high- $\kappa$  Hf-based oxide [5]-[8]. These are the few methods to achieve a high  $\phi_{m\text{-eff}}$  in Hf-based oxide p-MOS devices. Although the  $V_{fb}$  tuning can be reached by impurity segregation in FUSI/SiON, this method becomes less useful in high- $\kappa$  metal-oxide due to the stronger interface reaction. In the following we will study  $\text{Ir}_x\text{Si}/\text{HfSiON}$  devices with the thinnest 5 nm amorphous Si. This is because the  $V_{fb}$  of thicker Si layer is too low for p-MOSFETs application.

Fig. 2-5 shows the transistor  $I_d-V_d$  characteristics as a function of  $V_g-V_t$  for 1000°C RTA  $\text{Ir}_x\text{Si}/\text{HfSiON}$  p-MOSFETs. The well-behaved  $I_d-V_d$  curves of  $\text{Ir}_x\text{Si}/\text{HfSiON}$  transistors show little device performance degradation.

Fig. 2-6 shows the  $I_d-V_g$  characteristics of  $\text{Ir}_x\text{Si}$  gated p-MOSFETs with HfSiON as the gate dielectric. A small  $V_t$  as low as -0.15 V is obtained from the linear  $I_d-V_g$  plot, which is consistent with the large  $\phi_{m\text{-eff}}$  of 4.95 eV from C-V curves and the Ir accumulation on HfSiON from SIMS.

Figs. 2-7 shows the extracted hole mobilities versus gate electric fields from the measured  $I_d-V_g$  data of  $\text{Ir}_x\text{Si}/\text{HfSiON}$  p-MOSFETs. High hole mobilities of 84 and 53  $\text{cm}^2/\text{V}\cdot\text{s}$  are obtained at peak value and 1 MV/cm effective field for  $\text{Ir}_x\text{Si}/\text{HfSiON}$  p-MOSFETs, respectively, which is compatible with the published data in the literature [5]-[8]. Good hole mobilities also indicate low Ir diffusion through HfSiON to inversion channel, even though excess Ir is necessary to prevent un-reacted amorphous Si from causing gate depletion or increased Fermi-level pinning. Therefore, a high  $\phi_{m\text{-eff}}$ , a small  $V_t$  and good hole mobilities are simultaneously achieved in  $\text{Ir}_x\text{Si}/\text{HfSiON}$  p-MOSFETs with additional merit of process compatible to current VLSI lines.

## 2.4 Conclusion

Good device performance of  $\text{Ir}_x\text{Si}/\text{HfSiON}$  p-MOSFETs is shown by a high

$\phi_{m\text{-eff}}$  of 4.95 eV, a small  $V_t$  of -0.15 V, a peak hole mobility of 84 cm<sup>2</sup>/V-s and 1000°C

RTA thermal stability with the advantage of full process compatible to current VLSI

lines.



## References

- [1] J. K. Schaeffer, C. Capasso, L. R. C. Fonseca, S. Samavedam, D. C. Gilmer, Y. Liang, S. Kalpat, B. Adetutu, H.-H. Tseng, Y. Shiho, A. Demkov, R. Hegde, W. J. Taylor, R. Gregory, J. Jiang, E. Luckowski, M. V. Raymond, K. Moore, D. Triyoso, D. Roan, B. E. White Jr, and P. J. Tobin, "Challenges for the integration of metal gate electrodes," in *IEDM Tech. Dig.*, 2004, pp. 287-290.
- [2] H.-H. Tseng, C. C. Capasso, J. K. Schaeffer, E. A. Hebert, P. J. Tobin, D. C. Gilmer, D. Triyoso, M. E. Ramón, S. Kalpat, E. Luckowski, W. J. Taylor, Y. Jeon, O. Adetutu, R. I. Hegde, R. Noble, M. Jahanbani, C. El Chemali, and B. E. White, "Improved short channel device characteristics with stress relieved pre-oxide (SRPO) and a novel tantalum carbon alloy metal gate/HfO<sub>2</sub> stack," in *IEDM Tech. Dig.*, 2004, pp. 821-824.
- [3] B. Tavel, T. Skotnicki, G. Pares, N. Carrière, M. Rivoire, F. Leverd, C. Julien, J. Torres, and R. Pantel, "Totally silicided (CoSi<sub>2</sub>) polysilicon: a novel approach to very low-resistive gate ( $\sim 2\Omega/\square$ ) without metal CMP nor etching," in *IEDM Tech. Dig.*, 2001, pp. 815-828.
- [4] W. P. Maszara, Z. Krivokapic, P. King, J. S. Goolgweon, and M. R. Lin, "Transistors with dual work function metal gate by single full silicidation (FUSI) of polysilicon gates," in *IEDM Tech. Dig.*, 2002, pp.367–370.
- [5] T. Nabatame, M. Kadoshima, K. Iwamoto, N. Mise, S. Migita, M. Ohno, H. Ota, N. Yasuda, A. Ogawa, K. Tominaga, H. Satake, and A. Toriumi, "Partial silicides technology for tunable work function electrodes on high-k gate dielectrics-fermi level pinning controlled PtSi<sub>x</sub> for HfO<sub>x</sub>(N) pMOSFET," in *IEDM Tech. Dig.*, 2004, pp.83-86.
- [6] K. Takahashi, K. Manabe, T. Ikarashi, N. Ikarashi, T. Hase, T. Yoshihara, H.

- Watanabe, T. Tatsumi, and Y. Mochizuki, "Dual workfunction Ni-silicide/HfSiON gate stacks by phase-controlled full-silicidation (PC-FUSI) technique for 45nm-node LSTP and LOP devices," in *IEDM Tech. Dig.*, 2004, pp. 91-94.
- [7] C. H. Wu, D. S. Yu, A. Chin, S. J. Wang, M.-F. Li, C. Zhu, B. F. Hung, and S. P. McAlister, "High work function  $\text{Ir}_x\text{Si}$  gates on HfAlON p-MOSFETs," *IEEE Electron Device Lett.* 27, no. 2, pp. 90-92, 2006.
- [8] D. S. Yu, A. Chin, C. H. Wu, M.-F. Li, C. Zhu, S. J. Wang, W. J. Yoo, B. F. Hung and S. P. McAlister, "Lanthanide and Ir-based dual metal-gate/HfAlON CMOS with large work-function difference," in *IEDM Tech. Dig.*, 2005, pp. 649-652.
- [9] C. H. Huang, D. S. Yu, A. Chin, W. J. Chen, C. X. Zhu, M.-F. Li, B. J. Cho, and D. L. Kwong, "Fully silicided NiSi and germanided NiGe dual gates on  $\text{SiO}_2/\text{Si}$  and  $\text{Al}_2\text{O}_3/\text{Ge-On-Insulator}$  MOSFETs," in *IEDM Tech. Dig.*, 2003, pp. 319-322.
- [10] M. Koyama, Y. Kamimuta, T. Ino, A. Kaneko, S. Inumiya, K. Eguchi, M. Takayanagi, and A. Nishiyama, "Careful examination on the asymmetric  $V_{fb}$  shift problem for Poly-Si/HfSiON gate stack and its solution by the Hf concentration control in the dielectric near the Poly-Si interface with small EOT expense," in *IEDM Tech. Dig.*, 2004, pp. 499-502.
- [11] H. B. Michaelson, "The work function of the elements and its periodicity," *J. Appl. Phys.*, vol. 48, pp. 4729-4733, Nov. 1977.
- [12] C. H. Lai, A. Chin, K. C. Chiang, W. J. Yoo, C. F. Cheng, S. P. McAlister, C. C. Chi and P. Wu, "Novel  $\text{SiO}_2/\text{AlN}/\text{HfAlO}/\text{IrO}_2$  memory with fast erase, large  $\Delta V_{th}$  and good retention," in *Symp. VLSI Tech. Dig.*, 2005, pp. 210-211.
- [13] K. C. Chiang, Albert Chin, C. H. Lai, W. J. Chen, C. F. Cheng, B. F. Hung, C. C. Liao, "Very high k and high density TiTaO MIM capacitors for analog and RF applications," in *Symp. VLSI Tech. Dig.*, 2005, pp. 62-63.

- [14] C. C. Liao, C. F. Cheng, D. S. Yu and A. Chin, "The copper contamination effect on Al<sub>2</sub>O<sub>3</sub> gate dielectric on Si," *J. Electrochem. Soc.*, vol. 151, pp. G693-G696, Oct. 2004.
- [15] Y. H. Lin, F. M. Pan, Y. C. Liao, Y. C. Chen, I. J. Hsieh, and A. Chin, "The Cu contamination effect in oxynitride gate dielectrics," *J. Electrochem. Soc.*, vol. 148, G627-G629, Nov. 2001.
- [16] Y. T. Hou, F.Y. Yen, P. F. Hsu, V. S. Chang, P. S. Lim, C. L. Hung, L. G. Yao, J. C. Jiang, H. J. Lin, Y. Jin, S. M. Jang, H. J. Tao, S. C. Chen and M. S. Liang, "High performance tantalum carbide metal gate stacks for nMOSFET Application," in *IEDM Tech. Dig.*, 2005, pp. 35-39.
- [17] A. L. P. Rotondaro, M.R. Visokay, J.J. Chambers, A. Shanware, R. Khamankar, H. Bu, R.T. Laaksonen, L. Tsung, M. Douglas, R. Kuan, M.J. Bevan, T. Grider, J. Mcpherson, and L. Colombo, "Advanced CMOS transistors with a novel HfSiON gate dielectric," in *Symp. VLSI Tech. Dig.*, 2002, pp. 148-149.




Fig. 2-1  $C$ - $V$  characteristics of HfSiON/n-Si with Ir<sub>x</sub>Si, Ir and Al gates capacitors. The device areas are 100 μm × 100 μm.






Fig. 2-2  $J$ - $V$  characteristics of HfSiON/n-Si with Ir<sub>x</sub>Si, Ir and Al gates capacitors.








Fig. 2-3 XRD profiles of Ir<sub>3</sub>Si/HfSiON structures.






Fig. 2-4 SIMS profile of  $\text{Ir}_3\text{Si}$  gates on  $\text{HfSiON}$  at different RTA

temperature. The  $\text{Ir}_3\text{Si}$  accumulated toward  $\text{HfSiON}$  interface is

found to un-pin the Fermi-level.






Fig. 2-5 The  $I_d$ - $V_d$  characteristics of  $\text{Ir}_3\text{Si}/\text{HfSiON}$  p-MOSFETs.






Fig. 2-6 The  $I_d$ - $V_g$  characteristics of Ir<sub>3</sub>Si/HfSiON p-MOSFETs.






Fig. 2-7 The extracted hole mobilities from  $I_d$ - $V_g$  characteristics of

$\text{Ir}_3\text{Si}/\text{HfSiON}$  p-MOSFETs.



## Chapter 3

### HfSiON n-MOSFETs Using Low Work Function

#### HfSi<sub>x</sub> Gates

##### 3.1 Introduction

To continue the VLSI scaling trend, the using metal gate and high- $\kappa$  gate dielectric are needed to reduce the DC power consumption and gate depletion [1]-[12]. However, one of the difficult challenges for metal-gate/high- $\kappa$  MOSFET is the large threshold voltage ( $V_t$ ) by Fermi-level pinning that is opposite to scaling trend. To overcome this problem, low and high work-function metal-gates are required to reduce the pinning effect. Previously, we have reported the Ir<sub>x</sub>Si gate on HfAlON has high effective work-function ( $\phi_{m-eff}$ ) of 4.9 eV [12] and useful for p-MOS. For n-MOSFET, the novel TaC gate has shown low  $\phi_{m-eff}$  [1]-[2]. However, the Full Silicidation (FUSI) gate [3]-[5], [8]-[13] for n-MOS is still needed to develop, which is due to the inherent advantage of the process compatibility with current poly-Si gate CMOS technology. In this chapter, we have used the similar method of previously reported Ir<sub>x</sub>Si for p-MOS [12] to develop the low work-function HfSi<sub>x</sub> gate for n-MOSFET. This is because the Hf has very low work function of 3.5 eV in the Periodic Table. The Hf<sub>x</sub>Si gate on HfSiON, formed by Hf deposition on thin

amorphous-Si, gives a low  $\phi_{m\text{-eff}}$  of 4.27 eV and a good electron mobility of 216  $\text{cm}^2/\text{V}\cdot\text{s}$ . In addition, the  $\text{HfSi}_x/\text{HfSiON}$  can sustain a high RTA temperature annealing of  $1000^\circ\text{C}$  that is compatible with current VLSI process line. These results indicate the potential application for metal-gate/high- $\kappa$  n-MOSFETs.

### 3.2 Experimental procedure

We have used the 12-inch p-type Si wafers in this study. After standard clean, the  $\text{HfSiO}$  was deposited by atomic-layer deposition (ALD) and the  $\text{HfSiON}$  was formed by applying direct nitrogen plasma to  $\text{HfSiO}$  surface. Then amorphous Si with various thickness of 50 to 5 nm was deposited on  $\text{HfSiON}$  as a silicide layer and metal barrier for subsequently deposited Hf by PVD. A Mo layer was also deposited to cover the Hf to prevent oxidation. The MOS capacitor was formed by patterning and RTA annealing at  $1000^\circ\text{C}$  for 10 sec. For n-MOSFET, additional 150 nm thick amorphous-Si was deposited on  $\text{Hf/Si/HfSiON}$  to prevent ion implantation penetration through gate, where the  $n^+$  source-drain regions are formed by using a phosphorus ion implantation at 35 KeV. Then the  $1000^\circ\text{C}$  RTA was applied to activate the implanted dopant and the n-MOSFET was fabricated by this self-aligned gate first process. Note that the FUSI  $\text{HfSi}_x$  gate is formed at high temperature RTA and similar to previous  $\text{Ir}_x\text{Si}$  gate [12], which are different from conventional low temperature silicide process. At such high  $1000^\circ\text{C}$  RTA temperature, the fast silicidation reaching

to the Si/HfSiON interface may also reduce the reaction of thin amorphous Si (5 nm) with high- $\kappa$  dielectric to cause Fermi-level pinning. For comparison, Al gated devices on HfSiON were also formed. The fabricated devices were characterized by  $C-V$  and  $I-V$  measurements.

### 3.3 Results and discussion

Figs. 3-1 shows the  $C-V$  characteristics for HfSi<sub>x</sub>/HfSiON and control Al/HfSiON capacitors, where the HfSi<sub>x</sub> gate was formed at 1000°C RTA. The Al-gated capacitor was used as a reference since it is known to have little Fermi-level pinning of low-temperature deposited pure metal gate on high- $\kappa$  dielectric [7]. For thicker amorphous-Si of 50 and 10 nm on HfSiON, the capacitance density decreases with increasing the thickness of amorphous-Si indicating in HfSi<sub>x</sub> gate on HfSiON not fully silicided. This in tern gives a higher flat band voltage ( $V_{fb}$ ) due to the Fermi-level pinning on high- $\kappa$  dielectric. In contrast, the HfSi<sub>x</sub> formed by thin 5 nm amorphous-Si shows the same capacitance density with control Al gate suggesting the successful FUSI gate formation. From the  $C-V$  shift referenced to the control Al gate, an extracted  $\phi_{m-eff}$  of 4.27 eV is obtained for HfSi<sub>x</sub>/HfSiON that is suitable for n-MOS application. The low  $V_{fb}$  and  $\phi_{m-eff}$  for HfSi<sub>x</sub> gate capacitors with 5 nm amorphous-Si may be due to the Hf diffusion toward the HfSiON surface through thin amorphous-Si that decreases the work function. Figs. 3-2 shows the  $J-V$  characteristics for



HfSi<sub>x</sub>/HfSiON and control Al/HfSiON capacitors. Low leakage current of  $1.9 \times 10^{-5}$  A/cm at -1 V is measured at an equivalent oxide thickness (EOT) of  $\sim 1.6$  nm, which suggests the good thermal stability of HfSi<sub>x</sub> gate on HfSiON dielectric even after 1000°C RTA. Therefore, improved Fermi-level pinning, reasonable low  $\phi_{m\text{-eff}}$  of 4.27 eV and a low gate dielectric leakage current can be achieved in HfSi<sub>x</sub>/HfSiON MOS capacitors at the same time.

Fig. 3-3 shows the transistor  $I_d$ - $V_d$  characteristics as a function of  $V_g$ - $V_t$  for the 1000°C RTA-annealed HfSi<sub>x</sub>/HfSiON n-MOSFETs. The well-behaved  $I_d$ - $V_d$  curves indicate the good device performance by using an HfSi<sub>x</sub> gate. Fig. 3-4 displays  $I_d$ - $V_g$  characteristics of the HfSi<sub>x</sub>/HfSiON n-MOSFETs. A low  $V_t$  of only 0.1 V was measured from the linear  $I_d$ - $V_g$  plot, which is due to the low  $\phi_{m\text{-eff}}$  of 4.27 eV from the  $C$ - $V$  measurements.

Fig. 3-5 shows the electron mobility extracted from the measured  $I_d$ - $V_g$  curves of the n-MOSFETs. A peak electron mobility of 216 cm<sup>2</sup>/V-s was obtained for the HfSi<sub>x</sub>/HfSiON n-MOSFETs, which is close to published data in literature [13]-[14].

### 3.4 Conclusion

Using the novel HfSi<sub>x</sub> gate formed by thin amorphous-Si on HfSiON, good device performance has been obtained for n-MOSFETs with low  $\phi_{m\text{-eff}}$  and  $V_t$  values. This promising HfSi<sub>x</sub>/HfSiON n-MOSFET has additional merit of full process

compatibility with current VLSI lines.



## References

- [1] J. K. Schaeffer, C. Capasso, L. R. C. Fonseca, S. Samavedam, D. C. Gilmer, Y. Liang, S. Kalpat, B. Adetutu, H.-H. Tseng, Y. Shiho, A. Demkov, R. Hegde, W. J. Taylor, R. Gregory, J. Jiang, E. Luckowski, M. V. Raymond, K. Moore, D. Triyoso, D. Roan, B. E. White Jr, and P. J. Tobin, "Challenges for the integration of metal gate electrodes," in *IEDM Tech. Dig.*, 2004, pp. 287-290.
- [2] H.-H. Tseng, C. C. Capasso, J. K. Schaeffer, E. A. Hebert, P. J. Tobin, D. C. Gilmer, D. Triyoso, M. E. Ramón, S. Kalpat, E. Luckowski, W. J. Taylor, Y. Jeon, O. Adetutu, R. I. Hegde, R. Noble, M. Jahanbani, C. El Chemali, and B. E. White, "Improved short channel device characteristics with stress relieved pre-oxide (SRPO) and a novel tantalum carbon alloy metal gate/HfO<sub>2</sub> stack," in *IEDM Tech. Dig.*, 2004, pp. 821-824.
- [3] B. Tavel, T. Skotnicki, G. Pares, N. Carrière, M. Rivoire, F. Leverd, C. Julien, J. Torres, and R. Pantel, "Totally silicided (CoSi<sub>2</sub>) polysilicon: a novel approach to very low-resistive gate ( $\sim 2\Omega/\square$ ) without metal CMP nor etching," in *IEDM Tech. Dig.*, 2001, pp. 815-828.
- [4] W. P. Maszara, Z. Krivokapic, P. King, J. S. GooIlgweon, and M. R. Lin, "Transistors with dual work function metal gate by single full silicidation (FUSI) of polysilicon gates," in *IEDM Tech. Dig.*, 2002, pp.367–370.
- [5] T. Nabatame, M. Kadoshima, K. Iwamoto, N. Mise, S. Migita, M. Ohno, H. Ota, N. Yasuda, A. Ogawa, K. Tominaga, H. Satake, and A. Toriumi, "Partial silicides technology for tunable work function electrodes on high-k gate dielectrics- fermi level pinning controlled PtSi<sub>x</sub> for HfO<sub>x</sub>(N) pMOSFET," in *IEDM Tech. Dig.*, 2004, pp.83-86.

- [6] C. S. Park, B. J. Cho, L. J. Tang, and D. L. Kwong, "Substituted aluminum metal gate on high-K dielectric for low work-function and Fermi-level pinning free," in *IEDM Tech. Dig.*, 2004, pp. 299 - 302.
- [7] M. Koyama, Y. Kamimuta, T. Ino, A. Kaneko, S. Inumiya, K. Eguchi, M. Takayanagi, and A. Nishiyama, "Careful examination on the asymmetric  $V_{th}$  shift problem for Poly-Si/HfSiON gate stack and its solution by the Hf concentration control in the dielectric near the Poly-Si interface with small EOT expense," in *IEDM Tech. Dig.*, 2004, pp. 499-502.
- [8] K. Takahashi, K. Manabe, T. Ikarashi, N. Ikarashi, T. Hase, T. Yoshihara, H. Watanabe, T. Tatsumi, and Y. Mochizuki, "Dual workfunction Ni-silicide/HfSiON gate stacks by phase-controlled full-silicidation (PC-FUSI) technique for 45nm-node LSTP and LOP devices," in *IEDM Tech. Dig.*, 2004, pp. 91-94.
- [9] C. H. Huang, D. S. Yu, A. Chin, W. J. Chen, C. X. Zhu, M.-F. Li, B. J. Cho, and D. L. Kwong, "Fully Silicided NiSi and germanided NiGe dual gates on  $\text{SiO}_2/\text{Si}$  and  $\text{Al}_2\text{O}_3/\text{Ge-On-Insulator}$  MOSFETs," in *IEDM Tech. Dig.*, 2003, pp. 319-322.
- [10] C. Y. Lin, D. S. Yu, A. Chin, C. Zhu, M. F. Li, and D. L. Kwong, "Fully silicided NiSi gate on  $\text{La}_2\text{O}_3$  MOSFETs," *IEEE Electron Device Lett.* 24, pp. 348-350, May 2003.
- [11] D. S. Yu, K. C. Chiang, C. F. Cheng, A. Chin, C. Zhu, M. F. Li, and D. L. Kwong, "Fully Silicided NiSi:Hf/LaAlO<sub>3</sub>/Smart-Cut-Ge-On-Insulator n-MOSFETs with high electron mobility" *IEEE Electron Device Lett.* 25, pp. 559-561, Aug. 2004.
- [12] C. H. Wu, D. S. Yu, Albert Chin, S. J. Wang, M.-F. Li, C. Zhu, B. F. Hung, and S. P. McAlister, "High work function  $\text{Ir}_x\text{Si}$  gates on HfAlON p-MOSFETs," *IEEE Electron Device Lett.* 27, no. 2, pp. 90-92, 2006.

- [13] A. Veloso, K. G. Anil, L. Witters, S. Brus, S. Kubicek, J.-F. de Marneffe, B. Sijmus, K. Devriendt, A. Lauwers, T. Kauerauf, M. Jurczak, and S. Biesemans, “Work function engineering by FUSI and its impact on the performance and reliability of oxynitride and Hf-silicate based MOSFETs,” in *IEDM Tech. Dig.*, pp. 855-858, 2004.
- [14] S. J. Rhee, C. S. Kang, C. H. Choi, C. Y. Kang, S. Krishnan, M. Zhang, M. S. Akbar, and J. C. Lee, “Improved electrical and material characteristics of hafnium titanate multi-metal oxide n-MOSFETs with ultra-thin EOT ( $\sim 8\text{\AA}$ ) gate dielectric application,” in *IEDM Tech. Dig.*, pp.837-840, 2004.







Fig. 3-1  $C$ - $V$  characteristics for high temperature RTA formed HfSi<sub>x</sub>/HfSiON and low temperature Al/HfSiON capacitors. The device area was 100 μm×100 μm.







Fig. 3-2  $J$ - $V$  characteristics of HfSi<sub>x</sub>/HfSiON and low temperature Al/HfSiON capacitors.






Fig. 3-3 The  $I_d$ - $V_d$  characteristics of HfSi<sub>x</sub>/HfSiON n-MOSFETs. The amorphous-Si on HfSiON was 5 nm and gate length was 10  $\mu\text{m}$ .








Fig. 3-4 The  $I_d$ - $V_g$  characteristics HfSi<sub>x</sub>/HfSiON n-MOSFETs. The amorphous-Si on HfSiON was 5 nm and gate length was 10 μm.






Fig. 3-5 The electron mobilities of HfSi<sub>x</sub>/HfSiON n-MOSFETs.



## Chapter 4

# Novel High- $\kappa$ HfLaON n-MOSFETs with Preserved Amorphous State to 1000°C

### 4.1 Introduction

The high- $\kappa$  gate dielectric is needed for future generation MOSFET to reduce the dc power consumption [1]-[16]. The ideal high- $\kappa$  MOSFET requires higher  $\kappa$  value for lower leakage current, less Fermi-level pinning for low threshold voltage ( $V_t$ ), high mobility and 1000°C stability for ion implant doping activation. Unfortunately, the widely studied HfO<sub>2</sub> [1]-[2] is known to react with Si substrate at high temperature and causes  $\kappa$  value reduction. The other problem of HfO<sub>2</sub> is the unwanted crystallization at high temperature- this is different from the currently used amorphous SiO<sub>2</sub> or SiON and may cause charge trapping in poly-grain boundaries. To overcome these problems, the HfSiON [3]-[6] and HfAlON [7] are developed by adding high temperature stable SiO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub> and Nitrogen into HfO<sub>2</sub>. However, again the  $\kappa$  value is reduced. An alternative way is to increase the dielectric entropy, which is realized by adding another high- $\kappa$  such as Ta<sub>2</sub>O<sub>5</sub> into HfO<sub>2</sub> [8]. Nevertheless, the small conduction band discontinuity of ~0.3 eV for Ta<sub>2</sub>O<sub>5</sub>/Si is the major concern. To address this issue, the HfLaO was proposed and shown good MOSFET characteristics

[9]-[11] with less Fermi-level pinning by added  $\text{La}_2\text{O}_3$  [12]-[16]. However, the crystallization temperature of HfLaO is close to  $900^\circ\text{C}$  [9], [11] but still less than the required  $1000^\circ\text{C}$  RTA for source-drain implant activation. In this chapter, we have developed the novel HfLaON gate dielectric that remains amorphous at  $1000^\circ\text{C}$  with still high- $\kappa$  value of 20. After a  $1000^\circ\text{C}$  RTA, the self-aligned TaN/HfLaON MOSFET showed low leakage current of  $2.7 \times 10^{-6} \text{ A/cm}^2$  at 1 V above flat-band voltage ( $V_{fb}$ ), an effective work function ( $\phi_{m\text{-eff}}$ ) of 4.24 eV and a peak electron mobility  $217 \text{ cm}^2/\text{V-s}$  at 1.6 nm equivalent-oxide thickness (EOT), with additional merit of full process compatible with current VLSI fabrication lines.

## 4.2 Experimental procedure

After standard clean, the 7 nm thick HfLaO with 1 to 1 Hf:La ratio was deposited by physical vapor deposition (PVD) and followed by post deposition anneal (PDA), although atomic layer deposition (ALD) of  $\text{HfO}_2$  and  $\text{La}_2\text{O}_3$  [15] were previously demonstrated. The HfLaON was formed by applying  $\text{NH}_3$  plasma surface nitridation [6]-[7] on HfLaO. The gate-first TaN/HfLaON n-MOSFET was fabricated by depositing 150 nm TaN by PVD, device patterning, phosphorus ion implantation to source-drain at 25 KeV and  $5 \times 10^{15} \text{ cm}^{-2}$  dose, and  $1000^\circ\text{C}$  RTA to activate the implanted dopant. This self-aligned process is fully compatible with currently used poly-Si/SiON MOSFETs for IC fabrication. The crystallization effect of HfLaON was

examined by grazing incident x-ray diffraction (XRD), X-ray Photoelectron Spectroscopy (XPS), Transmission Electron Microscope (TEM) and Secondary Ion Mass Spectrometry (SIMS) measurements and the fabricated n-MOSFETs were characterized by  $C-V$  and  $I-V$  measurements.

### 4.3 Results and discussion

Fig. 4-1 shows the XRD spectra of HfLaO under different RTA temperature. Although the HfLaO is amorphous at 800°C RTA, strong unwanted crystallization is clearly measured at 1000°C RTA for 10 sec. This result is consistent with previous study on HfLaO crystallization [9], [11]. The XRD spectra of HfLaON under different RTA temperature are shown in fig. 4-2. In sharp contrast, the HfLaON can remain the amorphous state even after the same 1000°C for 10 sec RTA.

The existence of Hf, La, O and N in HfLaON is confirmed by XPS in Fig. 4-3. The dielectric physical interface was further examined by cross-sectional TEM in Fig. 4-4. The TEM photo shows good amorphous HfLaON even after 1000°C RTA and smooth interface.

Fig. 4-5 & 4-6 show the  $J-V$  and  $C-V$  characteristics on various nitridation conditions for HfLaON: the thermal stability at 1000°C RTA improves with increasing  $NH_3^+$  time but trading off the increasing pinning effect compared with previous HfLaO case [11].

Figs. 4-7 and 4-8 show the  $C-V$  and  $J-V$  characteristics for TaN/HfLaON MOS capacitors with various RTA temperatures, respectively. Low  $V_{fb}$  away from midgap is still measured even after 1000°C RTA. A  $\phi_{m-eff}$  of 4.24 eV is obtained by the  $V_{fb}$  shift to control Al gate on 1000°C-annealed HfLaON. Such low temperature deposited metal gate is known to have little interface reaction caused Fermi-level pinning [3], [6]-[7] and the same 1000°C RTA thermal cycle ensures the close oxide charges. Although the  $\phi_{m-eff}$  is relatively higher than the TaN/HfLaO [10]-[11] by surface nitridation in HfLaON, this is traded off the 1000°C amorphous state stability. In addition, low leakage current of  $2.7 \times 10^{-6}$  A/cm<sup>2</sup> was obtained at 1 V above  $V_{fb}$  with 1.6 nm EOT. From the careful thickness measurement from cross-sectional transmission electron microscopy, a  $\kappa$  value of 20 is still obtained even after 1000°C RTA that is in sharp contrast to the degraded  $\kappa$  in HfO<sub>2</sub> by interfacial silicate formation [9]. Therefore, low gate dielectric leakage current, low  $\phi_{m-eff}$  and improved 1000°C amorphous state stability are simultaneously obtained in novel HfLaON MOS capacitors using simple TaN gate.

The TaN/HfLaON structures are further analyzed by SIMS. Fig. 4-9 shows the SIMS profile of TaN gate on HfLaON at different RTA temperature. No Ta penetration through HfLaON can be found. Such good device characteristics are due

to the nitridation on thick high- $\kappa$  that prevents TaN metal from diffusing through the HfLaON gate dielectric.

Fig. 4-10 shows the comparison of gate leakage current density for MOS devices with SiO<sub>2</sub> and HfLaON gate dielectric. Much improved leakage current than SiO<sub>2</sub> is obtained at 1.6 nm EOT. The dielectric constant of HfLaON at different RTA temperature is shown in fig. 4-11. Significant higher  $\kappa$  value of 20 is still preserved even after 1000°C RTA and much better than HfO<sub>2</sub>.

Fig. 4-12 shows the transistor  $I_d$ - $V_d$  characteristics of the 1000°C RTA-annealed TaN/HfLaON n-MOSFETs. The well-behaved  $I_d$ - $V_d$  curves indicate the good device performance by using a TaN gate. Furthermore, a low  $V_t$  of 0.18 V was measured from the linear  $I_d$ - $V_g$  characteristics shown in fig. 4-13, which is due to the low  $\phi_{m\text{-eff}}$  from the  $C$ - $V$  measurements.

Fig. 4-14 shows the electron mobility extracted from the measured  $I_d$ - $V_g$  characteristics of the n-MOSFETs. A peak electron mobility of 217 cm<sup>2</sup>/V-s was obtained for the TaN/HfLaON n-MOSFETs, which is close to the published data of Hf-based oxides in literature [2]-[3], [5]-[8].

Further reliability study is from the BTI shown in fig. 4-15. The threshold voltage shifts ( $\Delta V_t$ ) < 20 mV are measured for TaN/HfLaON n-MOSFETs at 10 MV/cm stress and 85°C for 1 hr.

## 4.4 Conclusion

We have developed novel high- $\kappa$  HfLaON gate dielectric that can preserve the amorphous state to 1000°C RTA and similar with currently used SiO<sub>2</sub> or SiON. The gate-first and self-aligned TaN/HfLaON n-MOSFETs showed low leakage current of  $2.7 \times 10^{-6}$  A/cm<sup>2</sup> at 1 V above flat-band voltage, an effective work function of 4.24 eV and a peak electron mobility 217 cm<sup>2</sup>/V-s at 1.6 nm equivalent-oxide thickness, with additional merit of full process compatible with current VLSI lines.





## References

- [1] J. K. Schaeffer, C. Capasso, L. R. C. Fonseca, S. Samavedam, D. C. Gilmer, Y. Liang, S. Kalpat, B. Adetutu, H.-H. Tseng, Y. Shiho, A. Demkov, R. Hegde, W. J. Taylor, R. Gregory, J. Jiang, E. Luckowski, M. V. Raymond, K. Moore, D. Triyoso, D. Roan, B. E. White Jr, and P. J. Tobin, "Challenges for the integration of metal gate electrodes," in *IEDM Tech. Dig.*, 2004, pp. 287-290.
- [2] H.-H. Tseng, C. C. Capasso, J. K. Schaeffer, E. A. Hebert, P. J. Tobin, D. C. Gilmer, D. Triyoso, M. E. Ramón, S. Kalpat, E. Luckowski, W. J. Taylor, Y. Jeon, O. Adetutu, R. I. Hegde, R. Noble, M. Jahanbani, C. El Chemali, and B. E. White, "Improved short channel device characteristics with stress relieved pre-oxide (SRPO) and a novel tantalum carbon alloy metal gate/HfO<sub>2</sub> stack," in *IEDM Tech. Dig.*, 2004, pp. 821-824.
- [3] M. Koyama, Y. Kamimuta, T. Ino, A. Kaneko, S. Inumiya, K. Eguchi, M. Takayanagi, and A. Nishiyama, "Careful examination on the asymmetric  $V_{th}$  shift problem for Poly-Si/HfSiON gate stack and its solution by the Hf concentration control in the dielectric near the Poly-Si interface with small EOT expense," in *IEDM Tech. Dig.*, 2004, pp. 499-502.
- [4] K. Takahashi, K. Manabe, T. Ikarashi, N. Ikarashi, T. Hase, T. Yoshihara, H. Watanabe, T. Tatsumi, and Y. Mochizuki, "Dual workfunction Ni-silicide/HfSiON gate stacks by phase-controlled full-silicidation (PC-FUSI) technique for 45nm-node LSTP and LOP devices," in *IEDM Tech. Dig.*, 2004, pp. 91-94.
- [5] A. Veloso, K. G. Anil, L. Witters, S. Brus, S. Kubicek, J.-F. de Marneffe, B. Sijmus, K. Devriendt, A. Lauwers, T. Kauerauf, M. Jurczak, and

- S. Biesemans, "Work function engineering by FUSI and its impact on the performance and reliability of oxynitride and Hf-silicate based MOSFETs," in *IEDM Tech. Dig.*, pp. 855-858, 2004.
- [6] C. H. Wu, B. F. Hung, Albert Chin, S. J. Wang, F. Y. Yen, Y. T. Hou, Y. Jin, H. J. Tao, S. C. Chen, and M. S. Liang, "HfSiON n-MOSFETs Using Low Work Function HfSi<sub>x</sub> Gate," *IEEE Electron Device Lett.* 27, no. 9, pp., 2006.
- [7] C. H. Wu, D. S. Yu, Albert Chin, S. J. Wang, M.-F. Li, C. Zhu, B. F. Hung, and S. P. McAlister, "High work function Ir<sub>x</sub>Si gates on HfAlON p-MOSFETs," *IEEE Electron Device Lett.* 27, no. 2, pp. 90-92, 2006.
- [8] X. Yu, C. Zhu, X. P. Wang, M.F. Li, A. Chin, A. Y. Du, W. D. Wang, and D. L. Kwong "High mobility and excellent electrical stability of MOSFETs using a novel HfTaO gate dielectric" in *Symp. VLSI Tech. Dig.*, 2004, pp. 110-111.
- [9] Y. Yamamoto, K. Kita, K. Kyuno and A. Toriumi, "A New Hf-based Dielectric Member, HfLaO<sub>x</sub>, for Amorphous High-κ Gate Insulators in Advanced CMOS," in *SSDM Tech. Dig*, 2005, pp. 252-253.
- [10] X. P. Wang, M. -F. Li, C. Ren, X. F. Yu, C. Shen, H. H. Ma, Albert Chin, C. X. Zhu, J. Ning, M. B. Yu, and D. L. Kwong, "Tuning effective metal gate work function by a novel gate dielectric HfLaO for NMOSFETs," *IEEE ElectronDevices Lett.*, vol. 27, no. 1, pp. 31-33, Jan. 2006.
- [11] X. P. Wang, C. Shen, Ming-Fu Li, H.Y. Yu, Yiyang Sun, Y.P. Feng, Andy Lim, Hwang Wan Sik, Albert Chin, Y.C. Yeo, Patrick Lo, and D.L. Kwong, "Dual metal gates with band-edge work functions on novel HfLaO high-κ gate dielectric," in *Symp. VLSI Tech. Dig.*, 2006, pp. 12-13.
- [12] C. Y. Lin, D. S. Yu, A. Chin, C. Zhu, M. F. Li, and D. L. Kwong, "Fully silicided NiSi gate on La<sub>2</sub>O<sub>3</sub> MOSFETs," *IEEE Electron Device Lett.* 24, pp. 348-350, May 2003.

- [13] H. Iwai, S. Ohmi, S. Akama, C. Ohshima, A. Kikuchi, I. Kashiwagi, J. Taguchi, H. Yamamoto, J. Tonotani, Y. Kim, I. Ueda, A. Kuriyama, and Y. Yoshihara, "Advanced gate dielectric materials for sub-100nm CMOS," in *IEDM Tech. Dig.*, pp. 625-628, 2002.
- [14] Y. H. Wu, M. Y. Yang, A. Chin, and W. J. Chen, "Electrical characteristics of high quality  $\text{La}_2\text{O}_3$  dielectric with equivalent oxide thickness of  $5\text{\AA}$ ," *IEEE Electron Device Lett.* 21, no. 7, 341, 2000.
- [15] M. Nieminen, T. Sajavaara, E. Rauhala, M. Putkonena and L. Niinisto, "Surface-controlled growth of  $\text{LaAlO}_3$  thin films by atomic layer epitaxy," *J. Mater. Chem.* 11, pp. 2340–2345, 2001.
- [16] D. S. Yu , K. C. Chiang, C. F. Cheng, A. Chin, C. Zhu, M. F. Li, and D. L. Kwong, "Fully silicided  $\text{NiSi:Hf/LaAlO}_3/\text{smart-cut-Ge-on-Insulator}$  n-MOSFETs with high electron mobility" *IEEE Electron Device Lett.* 25, no. 8, pp. 559-561, 2004.






Fig. 4-1 Grazing incident XRD spectra of HfLaO after different RTA temperature.






Fig. 4-2 Grazing incident XRD spectra of HfLaON with NH<sub>3</sub> plasma after different RTA temperature. In contrast to the HfLaO case, HfLaON stays amorphous state after 1000°C RTA.




Fig. 4-3 XPS spectra of HfLaON after 1000°C RTA. The existence of Hf,

La, O, and N is clearly seen.






Fig. 4-4 TEM image of TaN/HfLaON/Si after 1000°C RTA. Good interface property is observed with very thin interfacial layer.






Fig. 4-5  $J$ - $V$  characteristics of 1000°C-annealed TaN/HfLaON n-MOS capacitors with various N<sup>+</sup> nitridation.








Fig. 4-6  $C$ - $V$  characteristics of  $1000^\circ\text{C}$ -annealed TaN/HfLaON n-MOS capacitors with various  $\text{N}^+$  nitridation.






Fig. 4-7  $C$ - $V$  characteristics of TaN/HfLaON n-MOS capacitors after different temperature RTA. The device area was  $100\ \mu\text{m}\times 100\ \mu\text{m}$ .






Fig. 4-8  $J-V$  characteristics of TaN/HfLaON n-MOS capacitors after different temperature RTA.






Fig. 4-9 SIMS profile of TaN gate on HfLaON at different temperature

RTA. No Ta penetration through HfLaON can be found.






Fig. 4-10 The comparison of gate leakage current density for MOS devices with SiO<sub>2</sub> and HfLaON gate dielectrics.







Fig. 4-11 The dielectric constant of HfLaON at different RTA temperature. Significant higher  $\kappa$  value at high RTA temperature is obtained than HfO<sub>2</sub>.







Fig. 4-12 The  $I_d$ - $V_d$  characteristics of TaN/HfLaON n-MOSFETs fabricated at 1000°C RTA thermal cycle.







Fig. 4-13 The  $I_d$ - $V_g$  characteristics of TaN/HfLaON n-MOSFETs fabricated at 1000°C RTA thermal cycle.









Fig. 4-14 The electron mobilities of TaN/HfLaON n-MOSFETs fabricated at 1000°C RTA thermal cycle.






Fig. 4-15 The  $\Delta V_t$  of TaN/HfLaON n-MOSFETs stressed at 85°C and 10 MV/cm for 1 hour.



## Chapter 5

# Poly-Silicon Thin Film Transistors Using Ytterbium Metal Gate and LaAlO<sub>3</sub> Dielectric

### 5.1 Introduction

One fundamental challenge for low-temperature poly-Si (LTPS) thin-film transistor (TFT) [1]-[8] is to develop high performance TFTs used for both pixel and display circuits [2]. Since the pixel TFTs need to drive the liquid crystal, the device requirements are high voltage operation and low gate leakage currents. For high speed display circuits, the TFT device requires low voltage operation and high drive currents. To meet above both requirements, we have previously demonstrated a TFT device having high breakdown voltage of 32 V and high drive current of 20  $\mu\text{A}/\mu\text{m}$  at 5 V operations (4  $\mu\text{m}$  gate length) [2]. This was achieved by using high- $\kappa$  LaAlO<sub>3</sub> gate dielectric ( $\kappa=23$ ) [9]-[11] instead of conventional TEOS oxide ( $\kappa=3.9$ ): the high- $\kappa$  gate dielectric can scale down the equivalent oxide thickness (EOT) to increase the drive current, where the thicker dielectric physical thickness increases the breakdown voltage significantly. In this chapter, we further reduce the  $V_{\text{th}}$  by integrating with low work-function Ytterbium (Yb) metal gate into LTPS TFTs, which has the lowest work function in Lanthanide [12]. The Yb/LaAlO<sub>3</sub> TFTs showed

good device integrity of low  $V_{th}$  of 0.85 V, a high gate-dielectric breakdown field of 6.25 MV/cm, high field-effect mobility of 31.4  $\text{cm}^2/\text{Vs}$ , large on-off-state drive current ratio ( $I_{on}/I_{off}$ ) of  $1.63 \times 10^6$ . The high breakdown voltage and high transistor drive current suggest that the Yb/LaAlO<sub>3</sub> TFTs can meet the device requirements for both pixel and display circuits. In addition, such low  $V_{th}$  device is especially important for future down-scaling trend of low power operation.

## 5.2 Experimental procedure

In this study, we first deposited the 100-nm amorphous Si on SiO<sub>2</sub>/Si wafers using LPCVD at 550 °C. Then a 600°C and 20 hour annealing in nitrogen ambient was used to crystallize the amorphous Si into poly-crystal. For device isolation and active area definition, a 500 nm thick oxide was deposited by PECVD followed by patterning and wet-chemical etching. The source-drain regions in active device region were implanted with phosphorus at 35 KeV and  $5 \times 10^{15} \text{ cm}^{-2}$  dosage, followed by activation annealing at 600°C for 12 hour annealing under nitrogen ambient. The 50-nm thick LaAlO<sub>3</sub> gate dielectric was then deposited on by sputtering from a ceramic source at condition of 150 W RF power and 30 sccm Ar flow rate, where the LaAlO<sub>3</sub> target is widely available and used as a superconductor substrate. To improve the gate oxide quality after sputter deposition, a 400°C and 30 min furnace oxidation was applied using oxygen. Then the low work-function metal-gate was formed by

depositing 200 nm Yb by sputtering, gate patterning, electrode formation and 400°C sintering for 30 min at nitrogen ambient.

### 5.3 Results and discussion

Fig. 5-1 shows the C-V hysteresis of 50 nm LaAlO<sub>3</sub> gate dielectric MOS capacitors. Small hysteresis less than 70 mV is observed after voltage sweeping between 5 V and -5 V, indicating the high-κ gate dielectric is high quality even processed at only 400°C [13].

To further characterize the low temperature formed high-κ gate dielectric, fig. 5-2 shows the gate current density ( $J$ ) as a function of electric field ( $E$ ). A low leakage current of  $1 \times 10^{-5}$  A/cm<sup>2</sup> at 5 V and a high breakdown voltage of 31 V are obtained, which is high enough for high voltage operation to drive liquid crystal display. Such high breakdown voltage corresponds to an electric field of 6.2 MV/cm that is better than or comparable with LPCVD SiO<sub>2</sub> and PECVD TEOS oxide [4]-[5]. This is attributed to the higher bond enthalpy of high-κ LaAlO<sub>3</sub> than low temperature deposited SiO<sub>2</sub> or the plasma-free process with lower damage to high-κ gate dielectric.

The transistor  $I_d$ - $V_g$  characteristics of Yb/LaAlO<sub>3</sub> TFTs are shown in Fig. 5-3. A low  $V_{th}$  of 0.85 V is obtained with a sub-threshold slope of 0.58 V/decade, which further gives a good electron field-effect mobility of 31.4 cm<sup>2</sup>/Vs. The lower  $V_{th}$  is

due to both lower metal-work-function of Yb and large gate capacitance by using high- $\kappa$ , from the relation of  $V_{th} = \phi_m - \phi_s + Q_{total}/C_{dielectric}$ . Such low  $V_{th}$  is very important to further improve the drive current and scale down the operation voltage for low power operation. In addition, large  $I_{on}/I_{off}$  ratio of  $1.63 \times 10^6$  is measured for Yb/LaAlO<sub>3</sub> TFT even free from hydrogen passivation condition.

Fig. 5-4 shows the  $I_d$ - $V_d$  characteristics of the Yb/LaAlO<sub>3</sub> TFT. A large drive current of 23  $\mu\text{A}/\mu\text{m}$  is measured under 5 V that is the largest reported data for 4  $\mu\text{m}$  gate length TFT using solid-phase furnace annealing crystallization. This large drive current is attractive for high-speed driver ICs, which is mainly due to the very high gate capacitance ( $3.9 \times 10^{-7}$  F/cm<sup>2</sup> from C-V measurement) or alternatively small EOT of 8.7 nm [9]-[10]. The inherent merit of this high drive current high- $\kappa$  TFT by using furnace crystallization is the good uniformity and large process window as compared with excimer-laser crystallization (ELC) [6]-[8]. The low work-function Yb metal gate also plays an important role to enhance the drive current- even a 9.2  $\mu\text{A}/\mu\text{m}$  drive current is obtained at low 3 V operation using Yb gate.

The reliability of metal-gate/high- $\kappa$  TFTs is an important issue. Fig. 5-5 shows the charge-trapping characteristics of the Yb/LaAlO<sub>3</sub> TFTs under constant-current stress from 0.1 to 10 mA/cm<sup>2</sup>. The gate voltage shift is only 0.61 V even under 10 mA/cm<sup>2</sup> stress, which is significantly better than that in TEOS oxide TFTs (2.2 V shift)

under the same stress condition [14]. Therefore, the integration of Yb metal-gate on high- $\kappa$  LaAlO<sub>3</sub> gate dielectric did not degrade the TFT device reliability.

We have summarized the important device parameters in Table 5.1. For comparison, the data from similar solid-phase crystallization but with different gate dielectric technologies or using poly-SiGe channel are also shown [4]-[5], [15] are also shown. The merits of this work are the higher drive current, lower  $V_{th}$ , good  $I_{on}/I_{off}$  and full process compatibility to current VLSI technology.

## 5.4 Conclusion

We have shown a high-performance Yb/LaAlO<sub>3</sub> LTPS TFT that provides good dielectric properties such as a high breakdown field, low leakage current and low charge trapping rate. These devices exhibit excellent electrical characteristics and high current drive, even without hydrogenation passivation or excimer laser crystallization process steps.



## References

- [1] T. Nishibe, "Low-temperature poly-Si TFT by excimer laser annealing," *Mat. Res. Soc. Symp. Proc.* vol. 685E, p. D6.1.1-D6.1.5, 2001
- [2] B. F. Hung, K. C. Chiang, C. C. Huang, A. Chin, S. P. McAlister, "High-performance Poly-Silicon TFTs incorporation  $\text{LaAlO}_3$  as the Gate Dielectric," *IEEE Electron Device Lett.* 26, pp. 384-386, June 2005.
- [3] C. H. Tseng, T. K. Chang, F. T. Chu, J. M. Shieh, B. T. Dai, H. C. Cheng, and A. Chin, "Investigation of inductively coupled plasma gate oxide on low temperature polycrystalline-silicon thin film transistors," *IEEE Electron Device Lett.* 23, pp. 333-335, June 2002.
- [4] Y. W. Choi, J. N. Lee, T. W. Jang, and B. T. Ahn, "Thin-film transistors fabricated with poly-Si films crystallized at low temperature by microwave annealing," *IEEE Electron Device Lett.*, vol. 20, pp. 2-4, Jan. 1999.
- [5] C. W. Lin, M. Z. Yang, C. C. Yeh, L. J. Cheng, T. Y. Huang, H. C. Cheng, H. C. Lin, T. S. Chao, C. Y. Chang, "Effects of plasma treatments, substrate types, and crystallization methods on performance and reliability of low temperature polysilicon TFTs" in *IEDM Tech. Dig.*, 1999, p. 305-308.
- [6] G. K. Guist and T. W. Sigmon, "High-performance thin-film transistors fabricated using excimer laser processing and grain engineering," *IEEE Trans. Electron Devices*, vol. 45, pp. 925-932, April 1998.
- [7] J.-H. Jeon, M.-C. Lee, K.-C. Park, S.-H. Jung, and M.-K. Han, "A new poly-Si TFT with selectively doped channel fabricated by novel excimer laser annealing," in *IEDM Tech. Dig.*, 2000, pp. 213-216.
- [8] C. H. Tseng, C. W. Lin, T. K. Chang, H. C. Cheng, and A. Chin, "Effects of



- excimer laser dopant activation on the low temperature polysilicon thin-film transistors with lightly doped drains,” *Electrochemical and Solid-state Letters*, 4, p. G94-G97, Nov. 2001.
- [9] D. S. Yu, A. Chin, C. C. Laio, C. F. Lee, C. F. Cheng, W. J. Chen, C. Zhu, M.-F. Li, S. P. McAlister, and D. L. Kwong, “3D GOI CMOSFETs with novel IrO<sub>2</sub>(Hf) dual gates and high- $\kappa$  dielectric on 1P6M-0.18 $\mu$ m-CMOS,” in *IEDM Tech. Dig.*, 2004, pp. 181-184.
- [10] D. S. Yu, K. C. Chiang, C. F. Cheng, A. Chin, C. Zhu, M. F. Li, and Dim-Lee Kwong, “Fully silicided NiSi:Hf/LaAlO<sub>3</sub>/smart-cut-Ge-on-insulator n-MOSFETs with high electron mobility” *IEEE Electron Device Lett.* 25, pp. 559-561, Aug. 2004.
- [11] A. Chin, Y. H. Wu, S. B. Chen, C. C. Liao, and W. J. Chen, “High quality La<sub>2</sub>O<sub>3</sub> and Al<sub>2</sub>O<sub>3</sub> gate dielectrics with equivalent oxide thickness 5-10Å,” in *Symp. on VLSI Tech. Dig.*, 2000, pp. 16-17.
- [12] S. Zhu, J. Chen, M.-F. Li, S. J. Lee, J. Singh, C. X. Zhu, A. Du, C. H. Tung, A. Chin, and D. L. Kwong, “N-type Schottky barrier source/drain MOSFET using ytterbium silicide,” *IEEE Electron Device Lett.* 25, pp. 565-567, Aug. 2004.
- [13] S. J. Lee, H. F. Luan, W. P. Bai, C. H. Lee, T. S. Jeon, Y. Senzaki, D. Roberts, D. L. Kwong, “High quality ultra thin CVD HfO<sub>2</sub> gate stack with poly-Si gate electrode,” in *IEDM Tech. Dig.*, 2000, pp. 31–34.
- [14] K. M. Chang, W. C. Yang, and B. F. Hung, ”High-performance RSD poly-Si TFTs with a new ONO gate dielectric” *IEEE Trans. Electron Devices*, vol. 51, pp. 995-1001, June 2003.
- [15] Z. Jin, H. S. Kwok, and M. Wong, “High-performance polycrystalline SiGe thin-film transistors using Al<sub>2</sub>O<sub>3</sub> gate insulators,” *IEEE Electron Device Lett.*, vol. 19, pp. 502-504, Dec. 1998.

Gate dielectric	LaAlO <sub>3</sub> 50 nm (8.7 nm EOT)	LPCVD SiO <sub>2</sub> 80 nm [4]	PECVD TEOS oxide 60 nm [5]	Al <sub>2</sub> O <sub>3</sub> 50 nm [15]
Gate electrode	Yb	Poly-Si	Poly-Si	Poly-SiGe
V <sub>th</sub> (V)	0.85	5.6	8.14	3
μ <sub>FE</sub> (cm <sup>2</sup> /Vs)	31.4	20	12.44	47
Sub-threshold slope (V/decade)	0.58	1.4	1.97	0.44
Drive current (μA/μm)	23 (W/L=100/4 @V <sub>G</sub> =5V & V <sub>D</sub> =5V)	1.4 (W/L=50/20 @V <sub>G</sub> =20V & V <sub>D</sub> =5V)	1.14 (W/L=50/10 @V <sub>G</sub> =5V & V <sub>D</sub> =5V)	6.2 (W/L=200/3 @V <sub>G</sub> =5V & V <sub>D</sub> =5V)
I <sub>D</sub> ×L <sub>g</sub> /W <sub>g</sub> (μA)	92 (@V <sub>G</sub> =5V & V <sub>D</sub> =5V)	28 (@V <sub>G</sub> =20V & V <sub>D</sub> =5V)	11.4 (@V <sub>G</sub> =10V & V <sub>D</sub> =5V)	18.6 (@V <sub>G</sub> =5V & V <sub>D</sub> =5V)
I <sub>on</sub> /I <sub>off</sub>	1.63×10 <sup>6</sup>	3.5×10 <sup>5</sup>	2.97×10 <sup>5</sup>	3×10 <sup>5</sup>

Table 5-1 Comparison of poly-Si TFTs formed by a furnace-crystallization with various gate dielectrics of LaAlO<sub>3</sub>, Al<sub>2</sub>O<sub>3</sub>, LPCVD SiO<sub>2</sub>, and PECVD TEOS oxides.





Fig. 5-1  $C$ - $V$  hysteresis of 50 nm LaAlO<sub>3</sub> gate dielectric with 400°C 30 min furnace O<sub>2</sub> treatment after sweeping between 5V and -5V.

The  $\Delta V_{\text{hys}}$  is smaller than 70 mV.






Fig. 5-2 The gate current density vs. electric field relation for LaAlO<sub>3</sub> gate dielectric poly-Si TFT.







Fig. 5-3 The  $I_d$ - $V_g$  characteristics of the Yb/LaAlO<sub>3</sub> poly-Si TFT measured at  $V_{ds} = 0.1$  V.






Fig. 5-4 The  $I_d$ - $V_d$  characteristics of the Yb/LaAlO<sub>3</sub> poly-Si TFT.






Fig. 5-5 The gate voltage shift of Yb/LaAlO<sub>3</sub> poly-Si TFT under constant-current stress of 100 μA/cm<sup>2</sup> to 10 mA/cm<sup>2</sup>.



# Chapter 6

## Conclusions

In this dissertation, several high- $\kappa$  dielectric materials and metal gate materials were studied for CMOSFETs applications. For p-MOSFETs, we have successfully demonstrated  $\text{Ir}_x\text{Si}/\text{HfSiON}$  transistors with good device characteristics. For n-MOSFETs, we have studied  $\text{HfSi}_x/\text{HfSiON}$  transistors and  $\text{TaN}/\text{HfLaON}$  transistors and also got excellent performance with additional merit of full process compatibility with VLSI fabrication lines. In addition, we have integrated a high- $\kappa$   $\text{LaAlO}_3$  dielectric into low-temperature poly-Si TFTs and achieved good TFT performance. Finally, we have also achieved good RF performance for various passive devices on plastic substrates. Several important results are obtained and summarized as follows:

In chapter 2, a novel  $1000^\circ\text{C}$ -stable  $\text{Ir}_x\text{Si}$  gate on  $\text{HfSiON}$  is shown for the first time with full process compatibility to current VLSI fabrication lines and proper effective work function of 4.95 eV at 1.6 nm EOT. In addition, small threshold voltages and good hole mobilities are measured in  $\text{Ir}_x\text{Si}/\text{HfSiON}$  transistors. The  $1000^\circ\text{C}$  thermal stability above pure metal ( $900^\circ\text{C}$  only) is due to the inserted 5nm amorphous Si, which also gives less Fermi-level pinning by the accumulated metallic full silicidation at the interface.

In chapter 3, we have developed a novel high temperature stable  $\text{HfSi}_x$  gate for



high- $\kappa$  HfSiON gate dielectric. After a 1000°C RTA, the HfSi<sub>x</sub>/HfSiON devices showed an effective work function of 4.27 eV and a peak electron mobility of 216 cm<sup>2</sup>/V-s at 1.6 nm EOT, with additional merit of a process compatible with current VLSI fabrication lines.

In chapter 4, we have studied the novel HfLaON gate dielectric with simple TaN metal gate, good device integrity of low gate leakage current, low  $\phi_{m-eff}$  and high mobility has been obtained for n-MOSFETs. The preserved 1000°C amorphous state is similar to currently used SiO<sub>2</sub> or SiON, with additional merit of full process compatibility with VLSI fabrication lines.

In chapter 5, we have integrated low work function Yb metal gate combining with a high- $\kappa$  LaAlO<sub>3</sub> dielectric into low-temperature poly-Si TFTs. Good TFT performance was achieved - such as a high drive current, low threshold voltage and sub-threshold slope, as well as an excellent on/off current ratio and high gate-dielectric breakdown field. This was achieved without hydrogen passivation or special crystallization steps. The good performance is related to the high gate capacitance density and small EOT provided by the high- $\kappa$  dielectric.

# Vita

姓名：洪彬舫

性別：男

出生年月日：民國 67 年 10 月 26 日

籍貫：高雄市

住址：高雄市鼓山區九如四路 896 號

學歷：高雄市立高雄高級中學 (83 年 9 月~86 年 7 月)

國立清華大學電機工程學系 (86 年 9 月~90 年 7 月)

國立交通大學電子工程研究所碩士班 (90 年 9 月~92 年 7 月)

國立交通大學電子工程研究所博士班 (92 年 9 月~95 年 12 月)

論文題目：

高介電係數介電質與金屬閘極製程技術之研究與應用

The Investigation and Application of High- $\kappa$  Dielectrics and Metal Gate

Process Technologies

## Publication lists:

### (A) International Journal:

- [1] C. H. Lai, **B. F. Hung**, A. Chin, W. J. Yoo, M. F. Li, C. Zhu, S. P. McAlister, and D. L. Kwong, "A Novel Program-erasable High- $\kappa$  AlN Capacitor," *IEEE Electron Device Lett.* 26, no.3, pp. 148 - 150, 2005.
- [2] C. H. Wu, D. S. Yu, Albert Chin, S. J. Wang, M.-F. Li, C. Zhu, **B. F. Hung**, and S. P. McAlister, "High Work Function Ir<sub>x</sub>Si Gates on HfAlON p-MOSFETs," *IEEE Electron Device Lett.* 27, no. 2, pp. 90-92, 2006.
- [3] C. H. Wu, **B. F. Hung**, Albert Chin, S. J. Wang, F. Y. Yen, Y. T. Hou, Y. Jin, H. J. Tao, S. C. Chen, and M. S. Liang, "HfAlON n-MOSFETs Incorporating Low Work Function Gate Using Ytterbium-Silicide," *IEEE Electron Device Lett.* 27, no. 6, pp. 454-456, 2006.
- [4] C. H. Wu, **B. F. Hung**, Albert Chin, S. J. Wang, F. Y. Yen, Y. T. Hou, Y. Jin, H. J. Tao, S. C. Chen, and M. S. Liang, "HfSiON n-MOSFETs Using Low Work Function HfSi<sub>x</sub> Gate" *IEEE Electron Device Lett.* 27, no. 9, pp. 762-764, 2006.
- [5] **B. F. Hung**, C. H. Wu, Albert Chin, S. J. Wang, F. Y. Yen, Y. T. Hou, Y. Jin, H. J. Tao, S. C. Chen, and M. S. Liang, "High Temperature Stable Ir<sub>x</sub>Si Gates with High Work Function on HfSiON p-MOSFETs," *IEEE Trans. Electron Devices*, accepted to be published on Feb. 2007.
- [6] C. H. Wu, **B. F. Hung**, Albert Chin, S. J. Wang, X. P. Wang, M.-F. Li, C. Zhu, F. Y. Yen, Y. T. Hou, Y. Jin, H. J. Tao, S. C. Chen and M. S. Liang, "High Temperature Stable HfLaON p-MOSFETs with High Work Function Ir<sub>3</sub>Si Gate," *IEEE Electron Device Lett* in revision.
- [7] **B. F. Hung**, C. H. Wu Albert Chin, S. J. Wang, X. P. Wang, M.-F. Li, C. Zhu, F. Y. Yen, Y. T. Hou, Y. Jin, H. J. Tao, S. C. Chen and M. S. Liang, "Novel

High- $\kappa$  HfLaON n-MOSFETs with Preserved Amorphous State to 1000°C,”  
*IEEE Electron Device Lett* in revision.

- [8] **B. F. Hung**, K. C. Chiang, C. C. Huang, A. Chin, and S. P. McAlister, “High-Performance Poly-Silicon Thin Film Transistors Incorporating LaAlO<sub>3</sub> as the Gate Dielectric,” *IEEE Electron Device Lett.* 26, no. 6, pp. 384-386, 2005.
- [9] H. L. Kao, **B. F. Hung**, Albert Chin, J. M. Lai, C. F. Lee, S. P. McAlister, and C. C. Chi, “Very Low Noise RF nMOSFETs on Plastic by Substrate-Thinning and Wafer Transfer,” *IEEE Microwave & Wireless Components Lett.*, vol. 15, no. 11, pp. 757-759, 2005.
- [10] H. L. Kao, Albert Chin, **B. F. Hung**, C. F. Lee, J. M. Lai, S. P. McAlister, G. S. Samudra, Won Jong Yoo, and C. C. Chi, “Low Noise RF MOSFETs on Flexible Plastic Substrates,” *IEEE Electron Device Lett.* 26, no. 7, pp. 489-491, 2005.
- [11] C. C. Chen, **B. F. Hung**, A. Chin, and S. P. McAlister, “High Performance CPW and Microstrip Ring Resonators on Silicon Substrates,” *Microwave & Optical Tech. Lett.*, pp. 511-514, 2004.
- [12] C. C. Chen, **B. F. Hung**, A. Chin, and S. P. McAlister, “High Performance Bulk And Thin-Film Microstrip Transmission Lines On VLSI-Standard Si Substrates,” *Microwave & Optical Tech. Lett.*, pp148-151, 2004.
- [13] **B. F. Hung**, C. C. Chen, H. L. Kao, and Albert Chin, “High Performance RF Passive Devices on Plastic Substrates for RFIC Application,” *Journal of Japanese Applied Physics*, accepted to be published.
- [14] **B. F. Hung**, C. H. Wu, Albert Chin, S. J. Wang, J. W. Lin, I. J. Hsieh, “High Performance Poly-Silicon Thin Film Transistors Using Ytterbium Metal Gate and LaAlO<sub>3</sub> Dielectric,” *Journal of the Society for Information Display*, accepted to be published.

## **(B) Conferences & Proceeding**

- [1] Albert Chin, C. H. Lai, **B. F. Hung**, C. F. Cheng, S. P. McAlister, C. X. Zhu, M.-F. Li and D. L. Kwong, "A Novel Program-Erasable High- $\kappa$  AlN Capacitor with Memory Function," *IEEE 5<sup>th</sup> Non-Volatile Memory Technology Symp. Dig.*, pp. 18-23, Orlando, FL, USA, Nov. 15-17, 2004.
- [2] K. C. Chiang, Albert Chin, C. H. Lai, W. J. Chen, C. F. Cheng, **B. F. Hung**, and C. C. Liao, "Very High  $\kappa$  and High Density TiTaO MIM Capacitors for Analog and RF applications," *Symp. on VLSI Technology*, pp. 62-63, Japan, June 2005.
- [3] D. S. Yu, Albert Chin, C. H. Wu, M.-F. Li, C. Zhu, S. J. Wang, W. J. Yoo, **B. F. Hung**, and S. P. McAlister, "Lanthanide and Ir-based Dual Metal-Gate/HfAlON CMOS with Large Work-Function Difference," *International Electron Devices Meeting (IEDM) Tech. Dig.*, pp. 634-637, Dec. 2005.
- [4] C. H. Wu, **B. F. Hung**, Albert Chin, S. J. Wang, W. J. Chen, X. P. Wang, M.-F. Li, C. Zhu, Y. Jin, H. J. Tao, S. C. Chen, and M. S. Liang "Lanthanide and Ir-based Dual Metal-Gate/HfAlON CMOS with Large Work-Function Difference," *International Electron Devices Meeting (IEDM) Tech. Dig.*, pp. 23.1.1-23.1.4. Dec. 2006.
- [5] **B. F. Hung**, C. C. Chen, H. L. Kao, and Albert Chin, "High Performance RF Passive Devices on Plastic Substrates for RFIC Application," *Int'l Solid-State Devices & Materials Conf. (SSDM)*, pp. , Yokohama, Japan, Sept. 15-17, 2006.
- [6] H. L. Kao, Albert Chin, **B. F. Hung**, J. M. Lai, C. F. Lee, M.-F. Li, G. S. Samudra, C. Zhu, Z. L. Xia, X.Y. Liu, and J. F. Kang "Strain-Induced Very Low Noise RF MOSFETs on Flexible Plastic Substrate," *Symp. on VLSI Technology*, pp. 160-161, Japan, June 2005.
- [7] H. L. Kao, Albert Chin, C. C. Huang, **B. F. Hung**, K. C. Chiang, Z. M. Lai, S. P. McAlister and C. C. Chi, "Low Noise and High Gain RF MOSFETs on Plastic

Substrates,” *IEEE MTT-S Int’l Microwave Symp. Dig.*, pp. 295-298, June 12-17, 2005.

- [8] A. Chin, D. S. Yu, **B. F. Hung**, W. J. Chen, C. X. Zhu, M.-F. Li, and D. L. Kwong, “High Electron and Hole Mobility Fully-Silicided-gate/High-k/Ge-On-Insulator C-MOSFETs with Process Comparable to Current VLSI,” *2<sup>nd</sup> Intl. SiGe Technology & Device Meeting*, Frankfurt (Oder), Germany, May 16-19, 2004.
- [9] D. S. Yu, A. Chin, **B. F. Hung**, W. J. Chen, C. X. Zhu, M.-F. Li, S. Y. Zhu and D. L. Kwong, “Low Workfunction Fully Silicided Gate on SiO<sub>2</sub>/Si and LaAlO<sub>3</sub>/GOI n-MOSFETs,” *IEEE 62<sup>th</sup> Device Research Conference (DRC)*, pp. 21-22, Notre Dame, IN, June 2004.
- [10] **B. F. Hung**, C. H. Wu, Albert Chin, S. J. Wang, J. W. Lin, I. J. Hsieh, “High Performance Poly-Silicon Thin Film Transistors Using Ytterbium Metal Gate and LaAlO<sub>3</sub> Dielectric,” *Asia Display 2007 International Conference*, accepted to be published.

### **(C) Patent**

- [1] 趙元舜, 荆鳳德, **洪彬舫**, 顏豐裕, 林綱正, 黃國泰, “High Work Function Metal Gate for Sub-45nm High-Performance pMOS,” *US patent* accepted.