

References

- [1] Carlos H. Diaz, Denny D. Tang, Jack Sun, “CMOS Technology for MS/RF SoC,” *IEEE Transactions on Electron Devices*, Vol. 50, No. 3, pp. 557-566, 2003.
- [2] K. Kuhn, R. Basco, D. Becher, M. Hattendorf, P. Packan, I. Post, P. Vandervoom and I. Young, “A comparison of state-of-the art NMOS and SiGe HBT devices for analog/mixed-signal/RF circuit applications,” *Symp. On VLSI Tech.*, pp. 224-225, June 2004.
- [3] E. Morifushi, H. S. Momose, T. Ohguro, T. Yoshitomi, H. Kimijima, F. Matsuoka, M. Kinugawa, Y. Katsumata, and H. Iwai, “Future perspective and scaling down roadmap for RF CMOS,” in *Symp. on VLSI Tech. Dig.* pp. 163-164, 2001.
- [4] N. Zamdmer, A. Ray, J.-O. Plouchart, L. Wagner, N. Fong, K. A. Jenkins, W. Jin, P. Smeys, I. Yang, G. Shahidi, F. Assaderaghi, “A 0.13- m SOI CMOS technology for low-power digital and RF applications,” in *Symp. on VLSI Tech. Dig.*, pp. 85-86, 2001.
- [5] H. Iwai, “CMOS technology for RF application,” in *Proc. IEEE Int. Conf. on Microelectronics*, pp. 27-34, 2000.
- [6] M. Ferndahl, H.-O. Vickes, H. Zirath, I. Angelov, F. Ingvarson, and A. Litwin, “90-nm CMOS for microwave power applications,” *IEEE Microwave and Wireless Component Letters*, vol. 13, no. 12, pp. 523-525, Dec. 2003.
- [7] H. L. Kao, Albert Chin, C. C. Liao, C. C. Chen, S. P. McAlister and C. C. Chi, “Electrical Stress Effects and Device Modeling of 0.18 m RF MOSFETs,” *IEEE Trans. Electron Device Lett.* 53, no. 4, pp. 636-642, 2006.
- [8] H. L. Kao, Albert Chin, B. F. Hung, J. M. Lai, C.F. Lee, M.-F. Li, G. S. Samudra, C. Zhu, Z. L. Xia, X. Y. Liu and J. F. Kang, “Strain-induced very low noise RF MOSFETs on flexible plastic substrate” in *Symp. On VLSI Tech.*, pp. 160-161, 2005.

- [9] M. C. King, M. T. Yang, C. W. Kuo, Y. Chang, and A. Chin, "RF noise scaling trend of MOSFETs from 0.5 μm to 0.13 μm technology nodes," *IEEE MTT-S Int. Microwave Symp. Dig.*, pp. 6-11, 2004.
- [10] M.C. King, Z. M. Lai, C. H. Huang, C. F. Lee, M. W. Ma, C. M. Huang, Y. Chang and Albert Chin, "Modeling finger number dependence on RF noise to 10 GHz in 0.13 μm node MOSFETs with 80nm gate length," *IEEE RF IC Symp. Dig.*, 2004, pp. 171-174.
- [11] C. H. Huang, K. T. Chan, C. Y. Chen, A. Chin, G. W. Huang, C. Tseng, V. Liang, J. K. Chen, and S. C. Chien, "The minimum noise figure and mechanism as scaling RF MOSFETs from 0.18 to 0.13 μm technology nodes," *IEEE RFIC Symp.*, pp. 373-376, 2003.
- [12] K.E. Ehwald, A. Fischer, F. Fuernhammer, W. Winkler, B. Senapati, R. Barth, D. Bolze, B. Heinemann, D. Knoll, H. Ruecker, D. Schmidt, I. Shevchenko, R. Sorge, H.-E. Wulf, "A Two Mask Complementary LDMOS Module Integrated in a 0.25 μm SiGe:C BiCMOS Platform," *Solid-State Device Research Conference*, pp.121-124, 2004.
- [13] Y. Tan, M. Kumar, J.K.O. Sin, J. Cai, J. Lau, "A LDMOS Technology Compatible with CMOS and Passive Components for Integrated RF Power Amplifiers," *IEEE Electron Device Letters*, vol. 21, no. 2, pp. 82-84, 2000.
- [14] Juhyun Ko, Sunhak Lee, Han-Soo Oh, Joo-Hyun Jeong, Donghyun Baek, Kyoungmin Koh, Jeonghu Han, Changkun Park, Songcheol Hong, Ilhun Shon, "Properties of RFLDMOS with Low Resistive Substrate for Handset Power Applications," *IEEE RFIC Symposium*, pp. 61-64, 2005.
- [15] Thomas H. Lee, *The Design of CMOS Radio-Frequency Integrated Circuits*, Ch. 3, Cambridge University Press, 2004.

- [16] Ralph Williams, *Modern GaAs Processing Methods*, Ch. 18, Artech House, London, 1990.
- [17] C. C. Lin, H. M. Hsu, Y. H. Chen, T. Shih, S. M. Jang, C. H. Yu, and M. S. Liang, “A full Cu damascene metallization process for sub-0.18um RF CMOS SoC high Q inductor and MIM application at 2.4GHz and 5.3GHz,” *2001 International Interconnect Technology Conference*, pp. 113-115, June 2001.
- [18] C. H. Ng, K. W. Chew, J. X. Li, T. T. Tjoa, L. N. Goh, S. F. Chu, “Characterization and comparison of two metal-insulator-metal capacitor scheme in 0.13 copper dual damascene metallization process for mixed-mode and RF applications,” *2002 International Electron Device Meeting*, pp. 241-244, Dec. 2002.
- [19] Y. L. Tu, H. L. Lin, L. L. Chao, Danny Wu, C. S. Tsai, C. Wang, C. F. Huang, C. H. Lin, Jack Sun, “Characterization and Comparison of High-k Metal-Insulator-Metal(MiM) Capacitors in 0.13 um Cu BEOL for Mixed-Mode and RF Applications”, *2003 Symposium on VLSI Technology Digest of Technical Papers*, pp. 79-80, June 2003.
- 
- [20] H. Hu, S. J. Ding, H. F. Lim, C. Zhu, M.F. Li, S.J. Kim, X. F. Yu, J. H. Chen, Y. F. Yong, B. J. Cho, D.S.H. Chan, S. C. Rustagi, M. B. Yu, C. H. Tung, A. Du, D. My, P. D. Fu, A. Chin, and D. L. Kwong, “High Performance HfO₂-Al₂O₃ Laminate MIM Capacitors by ALD for RF and Mixed Signal IC Applications,” *International Electron Devices Meeting (IEDM)*, pp. 15.6.1-15.6.4, Washington DC, Dec. 2003.
- [21] C. Zhu, H. Hu, X. Yu, A. Chin, M. F. Li, and D. L. Kwong, “Dependences of VCC (Voltage Coefficient of Capacitance) of High-K HfO₂ MIM Capacitors: An Unified Understanding and Prediction,” *International Electron Devices Meeting (IEDM)*, pp. 36.5.1-36.5.4, Washington DC, Dec. 2003.

- [22] Thomas Remmel, Rampi Ramprasad, and James Walls, "Leakage Behavior and Reliability Assessment of Tantalum Oxide Dielectrics MiM Capacitors", *41th Annual International Reliability Physics Symposium*, pp. 277-281, April 20, 2003
- [23] Aiguo Yin, Joe White, Arjun Karroy, Chun Hu, "Integration of Polycide/Metal Capacitors in Advanced Device Fabrication", *Solid-State and Integrated Circuit Technology*, 5th international conference, pp. 131-134, 1998.
- [24] Lawrence E. Larson, "Integrated Circuit Technology Options for RFIC's – Present Status and Future Directions," *IEEE Journal of Solid-State Circuits*, vol. 33, no. 3, pp. 387-399, Mar. 1998.
- [25] K. Ismail, M. Arafa, K. Saenger, J. Chu, and B. Meyerson, "Extremely high electron mobility in Si/SiGe modulation-doped heterostructures," *Appl. Phys. Lett.*, vol. 66, no. 9, pp. 1077-1079, Feb. 1995.
- [26] Jozef C. Mitros, Chin-yu Tsai, Hisashi Shichijo, Keith Kunz, Alec Morton, Doug Goodpaster, Dan Mosher, and Taylor R. Efland, "High-Voltage Drain Extended MOS Transistors for 0.18- μ m Logic CMOS Process," *IEEE Trans. Electron Devices*, vol. 48, no. 8, pp. 1751-1755, Aug. 2001.
- [27] B. Hughes, "A temperature noise model for extrinsic FET's," *IEEE Trans. Microwave Theory Tech.*, vol. 40, pp. 1821-1832, Sept. 1992.
- [28] R. S. Carson, *Radio Communications Concepts: Analog*. New York: Wiley, 1990.
- [29] Yu-Zhang Chen, and Ting-Wei Tang, "Computer Simulation of Hot-Carrier Effects in Asymmetric LDD and LDS MOSFET Devices," *IEEE Trans. Electron Devices*, vol. 36, no. 11, pp. 2492-2498, Nov. 1989.
- [30] Robin. C. Smith, and Anthony. J. Walton, "The Design, Fabrication and Measurement of Asymmetrical LDD Transistors," *Pro. IEEE 1998 Int. Conference on Microelectronic Test Structures*, Vol. 5, Mar. 1992.

- [31] Takashi Ohzone, Testsu Miyakawa, Toshihiro Matsuda, Toshiki Yabu, and Shinji Odanaka, “Performance Evaluation of CMOS Ring-Oscillators with Source/Drain Regions Fabricated by Asymmetric/Symmetric Ion-Implantation,” *Pro. IEEE 1997 Int. Conference on Microelectronic Test Structures*, Vol. 10, Mar. 1997.
- [32] Jone F. Chen, Jiang Tao, Peng Fang, and Chenming Hu, “Performance and Reliability Comparison Between Asymmetric and Symmetric LDD Devices and Logic Gates,” *IEEE Journal of Solid-State Circuits*, Vol. 34, No. 3, Mar. 1999.
- [33] H. L. Kao, Albert Chin, J. M. Lai, C. F. Lee, K. C. Chiang, and S. P. McAlister, “Modeling RF MOSFETs After Electrical Stress Using Low-Noise Microstrip Line Layout,” *IEEE RFIC Symp. Dig.*, pp. 157-160, 2005.
- [34] Albert Chin, H. L. Kao, Y. Y. Tseng, D. S. Yu, C. C. Chen, S. P. McAlister, C. C. Chi, “Physics and Modeling of Ge-on-Insulator MOSFETs,” *European Solid State Device Research Conf. (ESSDERC) Tech. Dig.*, pp. 285-288, Grenoble-France, 2005.

