

Table of Contents

摘要	i
Abstract.....	ii
誌謝	iii
List of Table.....	vi
List of Figures.....	vii
Award.....	ix
Chapter 1 Introduction.....	1
1.1 MPEG-4 Standard Overview	1
1.2 MPEG-4 Video Encoder Development System Overview	2
1.3 Summary.....	4
1.4 Thesis Organization	4
Chapter 2 MPEG-4 Video Encoder Hardware Design	6
2.1 MPEG-4 Video Encoder Algorithm Overview.....	6
2.2 Motion Estimation Architecture Design	14
2.2.1 Algorithm Analysis and Design.....	14
2.2.2 Hierarchical Motion Estimation Hardware Architecture Design	21
2.3 Variable Length Coding Architecture Design.....	38
2.3.1 VLC Hardware Architecture Design	38
2.4 System Scheduling	46
2.5 Summary.....	50
Chapter 3 AMBA System Implementation.....	51
3.1 AMBA Specification Introduction.....	51
3.1.1 Overview of the AMBA Specification	51
3.1.2 Objectives of the AMBA Specification	52
3.1.3 A typical AMBA-based system	52
3.1.4 Bus Interconnection.....	53
3.1.5 Overview of AMBA AHB Operation	54
3.2 AHB Wrapper Design	56
3.3 AMBA 2.0 Compatible DMAC Design.....	60
3.4 AMBA System Architecture on ARM Integrator	64
Chapter 4 Implementation Result.....	66
4.1 Verification Procedure	66
4.2 Design for Testability (DFT)	69
4.3 Achievement	71
4.3.1 PSNR comparison	71
4.3.2 Hardware implementation result	72
4.3.3 Comparison with other MPEG-4 encoder chip	77

Chapter 5 Conclusion	79
5.1 Contribution of this thesis	79
5.2 Improvement in the future	80
Reference	81
Appendix A I/O definition	83
Appendix B Memory mapping on the ARM Integrator.....	89




List of Table

TABLE 2-1 DC PREDICTION PSEUDO CODE.....	10
TABLE 2-2 FULL SEARCH PSEUDO CODE	16
TABLE 2-3 PSNR COMPARISON OF DIFFERENT DOWNSIZING STRATEGIES	17
TABLE 2-4 PSNR COMPARISON OF DIFFERENT CANDIDATE NUMBER IN LEVEL2.....	19
TABLE 2-5 PSNR COMPARISON BETWEEN DIFFERENT ALGORITHMS	21
TABLE 2-6 PERFORMANCE COMPARISON WITH OTHER ARCHITECTURES (SEARCH RANGE = 16).....	33
TABLE 2-7 VARIABLE LENGTH CODING ASIC IMPLEMENTATION RESULT	46
TABLE 3-1 AMBA WRAPPER PROGRAMMABLE REGISTER LIST	57
TABLE 3-2 PRE_CUR_FRAME_STATUS TABLE.....	58
TABLE 3-3 DMAC CONTROL REGISTER LIST	61
TABLE 4-1 ENCODER PSNR COMPARISON AT BITRATE = 384 KBPS	72
TABLE 4-2 MEMORY USAGE IN MPEG4 ENCODER IP	74
TABLE 4-3 SPECIFICATION OF MPEG-4 ENCODER IP.....	76
TABLE 4-4 MPEG-4 ENCODER CHIP COMPARISON	78
TABLE A- 1 MPEG-4 AHB WRAPPER I/O DESCRIPTION	84
TABLE A- 2 MPEG-4 ENCODER IP I/O DESCRIPTION	86



List of Figures

FIGURE 1-1 ARM INTEGRATOR SYSTEM	4
FIGURE 2-1 MPEG-4 VIDEO ENCODE FLOW DIAGRAM.....	6
FIGURE 2-2 LENA IMAGE TRANSFERRED FROM SPATIAL DOMAIN TO FREQUENCY DOMAIN	8
FIGURE 2-3 QUANTIZATION MAPPING.....	8
FIGURE 2-4 MACRO BLOCK CODED IN INTRA MODE.....	9
FIGURE 2-5 DCT COEFFICIENT (LUMA BLOCKS)	9
FIGURE 2-6 DC PREDICTION	10
FIGURE 2-7 AC PREDICTION.....	11
FIGURE 2-8 VLC SCAN ORDER	11
FIGURE 2-9 MOTION ESTIMATION CONCEPT	12
FIGURE 2-10 MOVING CAR	13
FIGURE 2-11 ERROR RESIDUE WITHOUT MOTION ESTIMATION	13
FIGURE 2-12 MOTION VECTOR DISTRIBUTION	13
FIGURE 2-13 ERROR RESIDUES WITH MOTION ESTIMATION.....	14
FIGURE 2-14 SEARCH AREA AND CURRENT MB OF FULL SEARCH	15
FIGURE 2-15 DOWNSAMPLING PROCEDURE.....	18
FIGURE 2-16 HIERARCHICAL SEARCH PROCEDURE	20
FIGURE 2-17 DOWNSAMPLE 4 LEVEL0 ROWS	23
FIGURE 2-18 LEVEL0 DOWNSAMPLING.....	23
FIGURE 2-19 LEVEL1 DOWNSAMPLING.....	24
FIGURE 2-20 2DBSU ARCHITECTURE.....	25
FIGURE 2-21 2DBSU BASIC DATA FLOW.....	26
FIGURE 2-22 MOTION UNIT ARCHITECTURE	27
FIGURE 2-23 LEVEL2 DATA FLOW	28
FIGURE 2-24 LEVEL1 DATA FLOW	30
FIGURE 2-25 LEVEL0 DATA FLOW	32
FIGURE 2-26 MOTION UNIT INTEGRATION	34
FIGURE 2-27 RELATIONSHIP OF DIFFERENT LEVEL MB	36
FIGURE 2-28 MB DOWNSAMPLING CIRCUIT	37
FIGURE 2-29 MEMORY ORGANIZATION.....	38
FIGURE 2-30 MPEG-4 BITSTREAM SYNTAX HIERARCHY	39
FIGURE 2-31 HARDWARE/SOFTWARE BITSTREAM PARTITION	40
FIGURE 2-32 VLC ARCHITECTURE	41
FIGURE 2-33 TEXTURE CODING WRITE-IN ORDER	41
FIGURE 2-34 VLC MEMORY READ-OUT ORDER.....	42
FIGURE 2-35 RLC FIFO ARCHITECTURE	43
FIGURE 2-36 ENCODING MODE DISTRIBUTION.....	45

FIGURE 2-37 PACKER ARCHITECTURE.....	46
FIGURE 2-38 ENCODER ARCHITECTURE.....	47
FIGURE 2-39 ENCODER CONTROLLER FINITE STATE MACHINE	48
FIGURE 2-40 ENCODER SCHEDULING	50
FIGURE 3-1 A TYPICAL AMBA AHB-BASED SYSTEM	53
FIGURE 3-2 AHB INTERCONNECTION	54
FIGURE 3-3 MPEG-4 ENCODER AMBA ARCHITECTURE.....	56
FIGURE 3-4 A BIT POSITION EXAMPLE.....	58
FIGURE 3-5 ME OUTPUT DATA FORMAT	59
FIGURE 3-6 MPEG-4 ENCODER SYSTEM ON ARM INTEGRATOR.....	60
FIGURE 3-7 DMAC STATE MACHINE DIAGRAM	63
FIGURE 3-8 ENCODING PROCEDURE	64
FIGURE 4-1 FUNCTIONAL SIMULATION AND VERIFICATION PROCEDURE	67
FIGURE 4-2 THE HARDWARE DRIVER RUNNING ON THE ARM ADS	68
FIGURE 4-3 MPEG-4 BIT STREAM IS DECODED BY XVID DECODER	68
FIGURE 4-4 DFT ARCHITECTURE.....	70
FIGURE 4-5 BUILD-IN SELF-TEST ARCHITECTURE	71
FIGURE 4-6 AREA PERCENTAGE OF EACH COMPONENT	73
FIGURE 4-7 CHIP LAYOUT.....	76
FIGURE 4-8 IMAGE PROPERTY COMPARISON OF ORIGINAL IMAGE AND COMPRESSED IMAGE	77
 The logo of the Formula SAE Michigan team, featuring a circular design with the letters "FSAE" at the top and the year "1896" at the bottom.	
FIGURE A- 1 MPEG-4 AHB WRAPPER I/O	83
FIGURE A- 2 MPEG-4 ENCODER IP I/O.....	85
FIGURE B- 1 Y DATA MEMORY MAPPING	89
FIGURE B- 2 UV DATA MEMORY MAPPING	90

Award

1. 本論文曾參加第六屆 TIC100 冬令營競賽獲第二名



2. 本論文動態估測內容已提出國內專利申請：發明專利案號 93120023 “動態影像估測的裝置與方法”，透過交大智財中心於民國 93 年 8 月 13 日送出
3. 本論文曾入圍 2005 SIP 競賽決賽