

國立交通大學

電信工程學系碩士班

碩士論文

使用 CMOS 0.18 μ m 技術設計一個高整合性多頻帶三角積分調變分數型架構之頻率合成器及一個適用於 802.11a 規格之整數型頻率合成器

The Designs of Highly Integrated Multi-Band $\Sigma\Delta$ Fractional-N Frequency Synthesizer in 0.18 μ m CMOS and 802.11a Integer-N Frequency Synthesizer

研究生：陳政宏

指導教授：周復芳 博士

中華民國九十四年六月

使用 CMOS 0.18 μ m 技術設計一個高整合性多頻帶三角積分調變分數
型頻率合成器及一個適用於 802.11a 規格之整數型頻率合成器

The Designs of Highly Integrated Multi-Band $\Sigma\Delta$ Fractional-N Frequency
Synthesizer in 0.18 μ m CMOS and 802.11a Integer-N Frequency
Synthesizer

研究生：陳政宏

Student：Cheng-Hung Chen

指導教授：周復芳 博士

Advisor：Dr. Christina F. Jou



Submitted to Department of Communication Engineering
College of Electrical Engineering and Computer Science
National Chiao Tung University

In Partial Fulfillment of the Requirements

For the Degree of Master in Communication Engineering

June 2005

Hsin Chu, Taiwan, Republic of China

中華民國九十四年六月

使用 CMOS 0.18 μm 技術設計一個高整合性多頻帶三角積分 調變分數型頻率合成器及一個適用於 802.11a 規格之整數型 頻率合成器

研究生：陳政宏 指導教授：周復芳 博士

國立交通大學電信工程學系碩士班

中文摘要

此篇論文探討了三個電路設計，第一個部份探討高整合性多頻帶三角積分調變分數型頻率合成器電路設計，將 802.11a/b/g 無線網路系統與 GSM/DCS1800 手機系統的頻率合成器，利用 50%除頻方法，將四個系統整合於單晶片；頻率鎖定時間為 30 μs ，相位雜訊-114dBc/Hz@1MHz，功率消耗 105mW。第二部份探討 802.11a 整數型頻率合成器之設計，使用 TSMC 0.25 μm CMOS 製程，設計一正交信號壓控震盪器，輸出頻率 5.0~5.6GHz，相位雜訊-106Bc/Hz@1MHz。藉由設計吞波計數器 (Pulse-Swallow Counter)，將除數做程式化控制，除數範圍是 516~534，以達成頻率合成的目的；同時使用 4 階迴路濾波器，鎖定時間 40 μs ，相位邊際 58 度。第三部份則探討以 8 位元控制壓控震盪器輸出頻率之高解析度 LC 壓控震盪器設計，使用 TSMC 0.18 μm CMOS 製程，藉由 8 組變容器，將壓控震盪器的輸出頻率解析度提高，並設計每個變容器的可調頻率範圍約 4.67MHz，壓控震盪器的相位雜訊是-107dBc/Hz@1MHz。利用此電路，在配合高準確性的頻率檢測器，將可達成全數位化高頻頻率合成器之目的，可免去使用外掛的迴路濾波器，提高晶片整合度，並將鎖頻時間加快數倍以上。

The Designs of Highly Integrated Multi-Band $\Sigma\Delta$ Fractional-N Frequency Synthesizer in 0.18 μm CMOS and 802.11a Integer-N Frequency Synthesizer

Student: Cheng-Hung Chen Advisor: Dr. Christina F. Jou

**Institute of Communication Engineering
National Chiao Tung University**

Abstract

In this thesis, we will discuss three circuit designs. In the first part, a high integration multi-bands $\Sigma\Delta$ fractional-N frequency synthesizer design is discussed. The 802.11a/b/g WLANs and GSM/DCS1800 mobile system frequency synthesizer are integrated in single chip by 50% frequency division technique. Frequency settling is 30 μs . Phase Noise is -114dBc/Hz@1MHz. Total power consumption is 105mW. In the second, we discuss an 802.11a integer-N frequency synthesizer design. A quadrature voltage controlled oscillator is designed. The oscillation frequency ranges from 5.0GHz to 5.6GHz. Phase noise is -106Bc/Hz@1MHz. The pulse-swallow counter is used to program division number. Total division number is 516~534. Besides, the 4th order loop filter structure is adopted for low noise consideration. Frequency settling time is 40 μs . Phase margin is 58degrees. In the third part, we will discuss a technique to increase voltage controlled oscillator frequency resolution by 8-bit varactors. The average varactor tuning range is designed to be about 4.67MHz. Phase noise is -107dBc/Hz@1MHz. With this high frequency resolution voltage controlled oscillator, and a high precision frequency detector, we can design a new

all-digital frequency synthesizer. In this proposed structure, the loop filter is omitted, and chip integration is promoted. The frequency settling time is faster by several times.



Acknowledgement

首先要感謝我的指導教授周復芳博士，在大學部修專題研究及碩士班的這幾年內，不論是在學識或是人生啟蒙上都給予我悉心的指導與教誨，若沒有老師的鞭策，這本論文絕對無法完成。此外，感謝張志揚教授與胡政吉博士撥冗擔任我的口試委員，並提供我不少寶貴的意見，使得本論文得以更加完整。另外要感謝的是博士班鄭國華學長亦師亦友的支持與指教，當我們遇到任何困難時，他總是不厭其煩地鼎力相助，並不斷地提供新知，指引我們正確的研究方向。

還有要感謝的就是實驗室的每一位共患難的同學，偉誠的大力幫助，陪我一起討論頻率合成器的種種問題，家良神乎其技的 PA，柏達的 Dear God，阿賢的南部小吃，欽賢的太陽餅、奶油酥餅，和一群超可愛認真的學弟們，這兩年來大家一起同心在實驗室學習成長、一起研究討論，甚至連打混摸魚都在一起渡過的過程，我想這絕對是人生中最難忘也最充實的時光。

最後當然要感謝我最敬愛的父母親和家人，以及跟我愛情長跑 5 年多的女友惠玲，一路上給我的最大支持和鼓勵，真的很感謝大家對我的愛護，唯有你們的陪伴，才能讓我順利地完成碩士學業。

Contents

Chinese Abstract	I
English Abstract.....	II
Acknowledgement	IV
Contents	V
List of Tables.....	VIII
List of Figures.....	IX
Chapter 1 Introduction.....	1
1.1 Background and motivation.....	1
1.2 Thesis organization	2
Chapter 2 Highly Integrated Quad-Bands $\Sigma\Delta$ Fractional-N	
Frequency Synthesizer	3
2.1 Background	3
2.2 System integration.....	6
2.2.1 System specifications.....	6
2.2.2 Phase noise considerations.....	7
2.2.3 Frequency considerations and channel code allocations	8
2.3 Quad-bands frequency synthesizer architecture.....	10
2.4 50% divide by 3 circuit	11
2.5 3 rd $\Sigma\Delta$ modulator.....	14

2.6	Whole system simulation results	18
2.6.1	5.18GHz simulation results.....	18
2.6.2	2.401GHz simulation results.....	20
2.6.3	1.726GHz simulation results.....	22
2.6.4	900.2MHz simulation results.....	24
2.6.5	Simulation results summary.....	26
2.7	Chip Layout.....	27
2.8	Conclusion and comparison	28

Chapter 3 802.11a Integer-N Frequency Synthesizer29


3.1	Architecture	30
3.2	QVCO design	30
3.3	5GHz, high speed frequency divider.....	31
3.4	Dual-modulus frequency divider.....	33
3.5	Pulse-swallow counter.....	34
3.5.1	Loading and resetting counter.....	34
3.5.2	Pulse-swallow counter	35
3.6	PFD and charge pump design.....	36
3.7	Loop filter design	38
3.8	Synthesizer simulation results	41
3.9	Measurement	43
3.9.1	Measurement consideration	43
3.9.2	Measurement V.S. simulation results.....	45

Chapter 4 An 8-bit AFC Voltage Controlled Oscillator 48

4.1	Proceeding on all-digital frequency synthesizer	48
4.1.1	Background	48
4.1.2	Proposed architecture.....	49
4.1.3	Frequency detector design	50
4.2	8 bits VCO architecture	53
4.3	Measurement	55
4.3.1	Measurement Consideration	55
4.3.2	Measurement V.S. simulation results.....	56
4.3.3	Discussion	61
4.4	Future works.....	62
Chapter 5 Conclusion and Future Work		63
5.1	Conclusion.....	63
5.1.1	High integration quad-bands frequency synthesizer.....	63
5.1.2	802.11a integer-N frequency synthesizer.....	64
5.1.3	All-digital frequency synthesizer	64
5.2	Future Work.....	65
Reference.....		66
Publication list.....		70

List of Tables

Tab.1 Quad-bands (850/900/1800/1900MHz) frequency synthesizer performances summary.....	4
Tab.2 Dual-bands (2.4GHz, 5GHz) frequency synthesizer performances summary....	5
Tab.3 (a) Each System specifications	6
Tab.3 (b) System specifications after integrating to 5GHz.....	6
Tab.4 Phase noise comparison, system specifications vs. simulation.....	8
Tab.5 System frequency bands after integration vs. varactor bank	9
Tab.6 Highly integrated quad-bands frequency synthesizer performance summary ..	26
Tab.7 Multi-bands frequency synthesizer comparison	28
Tab.8 Frequency synthesizer structures performances comparison.....	30
Tab.9 802.11a integer-N frequency synthesizer performances summary	43
Tab.10 8-bits voltage controlled oscillator measurements summary	61



List of Figures

Fig.2-1 Quad-Bands (850/900/1800/1900MHz) frequency synthesizer block diagram	4
Fig.2-2 Dual-bands (2.4GHz, 5GHz) frequency synthesizer block diagram.....	5
Fig.2-3 Signal spectrum description after division	7
Fig.2-4 Voltage controlled oscillator phase noise simulation results.....	8
Fig.2-5 VCO each bank codes tuning range simulation results	9
Fig.2-6 Quad-bands frequency synthesizer architecture.....	10
Fig.2-7 Modified quad-bands frequency synthesizer architecture.....	11
Fig.2-8 Trigger mechanism changeable DFF structure.....	12
Fig.2-9 Timing diagram of 50% divide-by-3 circuit.....	12
Fig.2-10 Complete divide-by-3 circuit structure	13
Fig.2-11 Input 5.8GHz, 100mV amplitude signal simulation result.....	13
Fig.2-12 $\Sigma\Delta$ modulator Mono-type	14
Fig.2-13 Basic type of $\Sigma\Delta$ modulator.....	15
Fig.2-14 Modified 1 st $\Sigma\Delta$ modulator	15
Fig.2-15 3 rd $\Sigma\Delta$ modulator.....	16
Fig.2-16 (a) Noise shaping of 3 rd $\Sigma\Delta$ modulator.....	17
Fig.2-16 (b) The influence of 3 rd $\Sigma\Delta$ modulator to in-band signal spectrum.....	17
Fig.2-17 3 rd $\Sigma\Delta$ modulator architecture.....	17
Fig.2-18 Practical 3 rd $\Sigma\Delta$ modulator architecture.....	18
Fig.2-19 Transient curve of VCO control voltage	19
Fig.2-20 Buffer output signal transient analysis	20
Fig.2-21 5.18GHz FFT simulation result.....	20
Fig.2-22 Transient curve of VCO control voltage	21

Fig.2-23 Buffer output signal transient analysis	21
Fig.2-24 2.401GHz FFT simulation result.....	22
Fig.2-25 Transient curve of VCO control voltage	23
Fig.2-26 Buffer output signal transient analysis	23
Fig.2-27 1.726GHz FFT simulation result.....	24
Fig.2-28 Transient curve of VCO control voltage	25
Fig.2-29 Buffer output signal transient analysis	25
Fig.2-30 900.2MHz FFT simulation result	26
Fig.2-31 Register architecture.....	27
Fig.2-32 Quad-bands frequency synthesizer chip layout.....	27
Fig.3-1 802.11a pulse-swallow integer-N frequency synthesizer architecture	30
Fig.3-2 Quadrature voltage controlled oscillator architecture	31
Fig.3-3 (a) Block diagram of divide-by-2 circuit	32
Fig.3-3 (b) Analog structure of DFF	32
Fig.3-4 Transient simulation result of inputting 5.5GHz, 100mV amplitude sine waves to circuit	32
Fig.3-5 (a) Architecture combining DFF and NOR gate	33
Fig.3-5 (b) dual-modulus frequency divider architecture	33
Fig.3-6 Loading and resetting counter	35
Fig.3-7 Timing diagram of loading and resetting counter	35
Fig.3-8 Complete pulse-swallow counter architecture	36
Fig.3-9 Timing diagram of pulse-swallow counter.....	36
Fig.3-10 Tri-state phase frequency detector (PFD).....	37
Fig.3-11 Dead zone problem of PFD	37
Fig.3-12 Charge pump architecture	38
Fig.3-13 4 th order Loop filter architecture	39

Fig.3-14 Theoretical and experimental poles, zeros, loop bandwidth and reference frequency allocation diagram.....	39
Fig.3-15 (a) MALAB simulation transient analysis results	41
Fig.3-15 (b) MALAB simulation bode plot results	41
Fig.3-16 Frequency synthesizer transient simulation results	42
Fig.3-17 5.18GHz spectrum simulation results	42
Fig.3-18 PCB layout of 5GHz frequency synthesizer	44
Fig.3-19 5GHz frequency synthesizer practical FR4 PCB measurement circuit.....	44
Fig.3-20 Die photo of 5GHz frequency synthesizer	44
Fig.3-21 Voltage controlled oscillator output power measurement	45
Fig.3-22 Tuning range measurement	46
Fig.3-23 Phase noise measurement.....	46
Fig.4-1 Proposed new all-digital frequency synthesizer architecture	50
Fig.4-2 Analog frequency detector	50
Fig.4-3 Digital frequency detector.....	51
Fig.4-4 Modified balance digital frequency detector.....	51
Fig.4-5 Function of phase synchronizer to aid frequency detector design	52
Fig.4-6 PMOS varactor layout.....	53
Fig.4-7 Tuning characteristic for the PMOS capacitance with $B \equiv D \equiv S$	53
Fig.4-8 8-bits frequency resolution voltage controlled oscillator.....	54
Fig.4-9 PCB layout of 8-bit voltage controlled oscillator.....	54
Fig.4-10 8-bit voltage controlled oscillator practical FR4 PCB measurement circuit	55
Fig.4-11 Die photo of 8-bits voltage controlled oscillator.....	56
Fig.4-12 Current consumption, simulation V.S. Measurement.....	57
Fig.4-12 8-bits voltage controlled oscillator phase noise measurement result	57
Fig.4-13 $V_{ctr}=0.9V$, bank code V.S. oscillation frequency.....	58

Fig.4-14 Bank tuning range simulation results	59
Fig.4-15 Bank tuning range measurement results.....	59
Fig.4-16 Vc4 measured tuning range.....	59
Fig.4-17 Vc5 measured tuning range.....	60
Fig.4-18 Vc6 measured tuning range.....	60
Fig.4-19 Vc7 measured tuning range.....	60



Chapter 1

Introduction

1.1 Background and Motivation

Modern life is mobile life. Wireless products and mobile phones have changed the communication method of the world. Technology helps people to live in a more convenient life. These benefits should thank a lot to the great improvements in Radio frequency integrated circuits (RFIC). In the past decade, wireless communication has become one of the most attractive industries for many researchers and investors. Mobile phones undoubtedly establish the major market of wireless applications and so will wireless local area network (WLAN) systems do. Both lead a trend for the requirement of highly integration, smaller dimension, lower cost and lower power consumption.

The successful experiences of RFIC system enable researchers to merge more than one application system in a chip. Projects of integrating multi-systems, such as 802.11a/b/g or GSM/GPRS, have proven that combining systems into a single chip is real and will make more economic profits. In this thesis, a design combining 802.11a/b/g and GSM/DCS1800 frequency synthesizer is discussed. This design further increases the possibility of implementing a quad-bands RFIC product. Today, consumers expect a powerful telecommunication product that will make their mobile phones capable of internet ability or notebook with mobile phone ability. With this quad-bands design, this powerful telecommunication product will come into life.

Today, most of the frequency synthesizer components, such as VCO, prescaler, modulator, PFD and charge pump, can be integrated in chip. But there is one

component used to be implemented by microwave components off-chip, the loop filter. Due to large resistance and capacitance value, the loop filter is seldom integrated into chip. In this thesis, I proposed an idea that would not require loop filter in frequency synthesizer. By designed an 8-bit voltage controlled oscillator and used a high sensitive frequency discriminator, the frequency synthesizer is digitally controlled. With this method, the frequency synthesizer is really full integrated on chip, and the locking time is also speeded up by more than ten times.

1.2 Thesis Organization

This thesis discusses a high-integration multi-band $\Sigma\Delta$ fractional-N frequency synthesizer fabricated by TSMC 0.18 μm CMOS process and an 802.11a integer-N frequency synthesizer. Finally, propose a new all-digital frequency synthesizer architecture that would not require loop filter.

Chapter 2 introduces a 0.18 μm CMOS, high integration frequency synthesizer that use only one voltage controlled oscillator to combined 802.11a/b/g and GSM/DCS1800 frequency synthesizer in single chip.

Chapter 3 introduces a 0.25 μm CMOS, 802.11a integer-N frequency synthesizer architecture, building blocks and simulation results.

Chapter 4 introduces a new topology of frequency synthesizer that can omit off-chip loop filter and speeds up locking time. The 8-bit voltage controlled oscillator has been fabricated in TSMC 0.18 μm CMOS technology.

Finally, chapter 5 gives the conclusions of the above three circuit designs and future work.

Chapter 2

Highly Integrated Quad-Bands $\Sigma\Delta$ Fractional-N Frequency Synthesizer

System integration is an important trend in modern electronic communication products [1][2][3][4][5][6]. The most famous product is the GSM mobile phone integrated with GPRS function which enables mobile phone the internet function. This is indeed a great idea to make our lives better. Another important integration is the wireless local area network (WLAN) integration. Under this trend, the relationship between notebook and mobile phone gets closer, which means that the mobile system would be eventually integrated with the WLAN system. However, these two main systems differ in too many aspects, such as channel bandwidth, central frequency, data rates, etc.; this integration doesn't come to the market. In this chapter, we will discuss and design an 802.11a/b/g, GSM, DCS1800 quad-bands frequency synthesizer integration using frequency division and fractional-N $\Sigma\Delta$ modulation methods. The chip is fabricated in TSMC 0.18 μm CMOS process.

2.1 Background

Multi-bands frequency synthesizer has attracted a lot of attention recently. There are two methods to design this multi-bands circuit: multi-bands VCO, frequency doubling or diving. We will discuss both below.

1. A Single-Chip Quad-Band (850/900/1800/1900MHz) Direct Conversion GSM/GPRS RF Transceiver with Integrated VCOs and Fractional-N Synthesizer [1]

Circuit block diagram is shown in Fig.2-1. The voltage controlled oscillator is designed to oscillate between 1245MHz to 1650MHz. The voltage controlled oscillator output signals first pass a buffer amplifier. Then signals will proceed by divide-by-3 and multiply-by-2 circuit to generate triple-bands signals. Circuit performances are summarized in Tab.1. The multi-bands signals generation method is very similar to this thesis.




Fig.2-1 Quad-Bands (850/900/1800/1900MHz) frequency synthesizer block diagram

Tab.1 Quad-bands (850/900/1800/1900MHz) frequency synthesizer performances summary

Parameter	Performance
Tuning Range	1250~1650MHz
Frequency Resolution	3Hz
Locking Time (<100ppm)	175μs
Phase Noise @100KHz	-106dBc/Hz
Phase Noise @400KHz	-124dBc/Hz
Phase Noise @3MHz	-141dBc/Hz
Biasing Current	28mA

2. A $\Delta\Sigma$ Fractional-N Frequency Synthesizer with Multi-Band PMOS VCOs for 2.4 and 5GHz WLAN Applications [3]

Circuit block diagram is shown in Fig.2-2. Design two voltage controlled oscillator (2.4GHz, 5GHz). By switching these two oscillators, we can attain dual-bands frequency synthesizer design. Because two oscillators are required, the chip dimension is much larger than the former, but the dual-bands signals have greater output power due to directly output from oscillator. The circuit performances are summarized in Tab.2.




Fig.2-2 Dual-bands (2.4GHz, 5GHz) frequency synthesizer block diagram

Tab.2 Dual-bands (2.4GHz, 5GHz) frequency synthesizer performances summary

Parameter	Performance
High Frequency Tuning Range	4.93~5.35GHz
Middle Frequency Tuning Range	4.47~4.91GHz
Low Frequency Tuning Range	3.52~3.87GHz
Phase Noise	-120dBc/Hz @1MHz
In Band Noise	-93dBC/Hz
Loop Corner Frequency	150KHz
Reference Frequency	40MHz
Channel Resolution	1MHz
Reference Spur Noise	-56dBc
Supply Voltage	2.75V
Bias Current	84mA

2.2 System Integration

2.2.1 System Specifications

In this chapter, we try to integrate 802.11a/b/g and GSM/CS1800 frequency synthesizer. Three system specifications that frequency synthesizer concerned about are frequency band, channel bandwidth and phase noise. They are listed in Tab.3 (a).

Tab.3 (a) Each System specifications

Application	Frequency Band		Channel Bandwidth	Phase Noise (dBc/Hz)
	TX	RX		
802.11a	5.15~5.35 GHz		20 MHz	-110@1MHz
802.11b/g	2400~2483 MHz		10 MHz	-110@1MHz
DCS1800	1710~1785 MHz	1805~1880 MHz	200 KHz	-116@600KHz
GSM900	890~915 MHz	935~960 MHz	200 KHz	-121@600KHz

In order to generate quad-bands signals, we adopt frequency division method. The 802.11a signal is outputted directly from the voltage controlled oscillator. 802.11b/g signal is outputted from a divide-by-2 circuit. DCS1800 signal is outputted from a 50% divide-by-3 circuit. GSM signal is outputted from a 50% divide-by-6 circuit. The specifications of each application after integration are summarized in Tab.3 (b).

Tab.3 (b) System specifications after integrating to 5GHz

Application	Frequency Band		Channel Bandwidth	Phase Noise (dBc/Hz)
	TX	RX		
802.11a	5.15~5.35 GHz		20 MHz	-110@1MHz
802.11b/g	4.80~4.97 GHz		10 MHz	-110@2MHz
DCS1800	5.130~5.355 GHz	5.415~5.640 GHz	600 KHz	-116@1.8MHz
GSM900	5.340~5.490 GHz	5.610~5.760 GHz	1200 KHz	-121@3.6MHz

2.2.2 Phase Noise Considerations

In a perfect frequency divider, signal phase noise after division will be improved as described in Fig.2-3. Based on the frequency division theory, signal skirt would be narrower after division. If the divider is well-designed, signal phase noise will get about 6dB better from a divide-by-2 circuit and 9dB better from a divide-by-3 circuit. In this chapter, the voltage controlled oscillator phase noise simulation results is shown in Fig.2-4. By the perfect divider theorem and the phase noise simulation result, we can expect the quad-bands signal phase noise performance would meet the system specification, summarized in Tab.4. From the above comparison, we can conclude that designing oscillator at higher frequency then scaled the frequency down is a good choice. The chip dimension could be smaller because the inductance is smaller than lower frequency. Besides that, circuit phase noise performance will also satisfy the system specification.




Fig.2-3 Signal spectrum description after division




Fig.2-4 Voltage controlled oscillator phase noise simulation results

Tab.4 Phase noise comparison, system specifications vs. simulation

Application	System Spec.	Simulation
802.11a	-110 dBc/Hz @1MHz	-114 dBc/Hz @1MHz
802.11b/g	-110 dBc/Hz @1MHz	-121 dBc/Hz @1MHz
DCS1800	-116 dBc/Hz @600KHz	-120 dBc/Hz @600KHz
	-121 dBc/Hz @600KHz	-127 dBc/Hz @600KHz

2.2.3 Frequency Considerations and Channel Code

Allocations

From Tab.3 (b), the tuning range of voltage controlled oscillator (VCO) must cover from 4.8GHz to 5.8GHz. The tuning range of voltage controlled oscillator is about 20%, which will make system unstable because the oscillator is too sensitive. In

this thesis, we separate this 1GHz tuning range into 6 sections by designing 3 varactors in the voltage controlled oscillator. Tab.5 shows the frequency bands of each application after integrating to 5GHz vs. VCO varactor bank codes allocation. Since these varactors determine the oscillation frequency, they are the most important factor about the success of this quad-bands frequency synthesizer. The tuning range of VCO is shown in Fig.2-5.

Tab.5 System frequency bands after integration vs. varactor bank

Application	Frequency Bands After Integration	Varactor Bank Code
802.11a	5.15~5.35 GHz	3
802.11b/g	4.80~4.97 GHz	2
DCS1800	TX : 5.130~5.355 GHz RX : 5.415~5.640 GHz	3、5
GSM900	TX : 5.340~5.490 GHz RX : 5.610~5.760 GHz	4、6




Fig.2-5 VCO each bank codes tuning range simulation results

2.3 Quad-Bands Frequency Synthesizer Architecture

Consider that 802.11a/b/g channel bandwidth (20MHz) is much larger than GSM/DCS1800 (200 KHz) system; we decided to separate these two systems into two paths. Circuit block diagram is shown in Fig.2-6. By design two $\Sigma\Delta$ modulators and use a switch, we can implement a quad-bands frequency synthesizer. But a problem exists in this architecture: because the 1.8GHz divider is connected to a 1.8GHz output buffer amplifier and a divide-by-2 circuit, the loading effect may cause the 50% divide-by-3 circuit malfunction!




Fig.2-6 Quad-bands frequency synthesizer architecture

In order to make system more stable, we must minimize the loading effects of the 50% divide-by-3 circuit. We modified the quad-bands frequency synthesizer architecture as in Fig.2-7. Reader may find out that the 50% divide-by-3 circuit doesn't connect to divide-by-2 circuit anymore, thus the loading effect is lessened and system becomes more stable. Although 802.11a/b/g channel bandwidth differs from GSM/DCS1800 a lot, we can use the fine resolution $\Sigma\Delta$ modulator of GSM/DCS1800

to replace the coarse resolution of 802.11a/b/g $\Sigma\Delta$ modulator. The architecture of Fig.2-7 is single path architecture, so that the integration of system is improved. To attain fine resolution of GSM/DCS1800, the $\Sigma\Delta$ modulator is composed of 12-bit accumulator. The reference frequency is chosen to be 16MHz under the tradeoff of spur noise suppression and fast settling time.




Fig.2-7 Modified quad-bands frequency synthesizer architecture

2.4 50% Divide by 3 Circuit [1][8]

Traditional frequency divider is based on positive edge trigger or negative edge trigger architecture, thus output signal has even period of input signal. To design a 50% divide-by-odd circuit, the trigger structure should be modified. Based on this idea, we should design a new DFF that has a new control signal: θ , to change the DFF trigger mechanism. When $\theta=H$, circuit is positive edge trigger. When $\theta=L$, circuit is negative edge trigger. The structure of this new DFF is shown in Fig.2-8.




Fig.2-8 Trigger mechanism changeable DFF structure

By cascading N-stages DFF, we can design 50% divide-by-N circuit, no matter N is odd or even. In this thesis, we cascade 3-stage DFF, and let neighboring stage differ by 60 degrees. Timing diagram is shown in Fig.2-9.




Fig.2-9 Timing diagram of 50% divide-by-3 circuit

Observing the control signals of each DFF, we summary the control signals below:

D1/ θ_1	D2/ θ_2	D3/ θ_3
Q3'/Q2	Q1/Q3'	Q2/Q1'

After we derived out each DFF control signals, the complete 50% divide-by-3 circuit is shown in Fig.2-10.




Fig.2-10 Complete divide-by-3 circuit structure

Fig.2-11 shows the simulation result of inputting 5.8GHz, amplitude 100mV sine wave to divide-by-3 circuit. The operation frequency of this circuit is 5-6GHz; minimum acceptable signal amplitude is 80mV which is quite satisfaction to this quad-bands frequency synthesizer design.




Fig.2-11 Input 5.8GHz, 100mV amplitude signal simulation result

2.5 3rd $\Sigma\Delta$ Modulator [9][10][11][12]

Because the channel bandwidth of GSM/DCS1800 is quite narrow, we use fractional-N structure in this quad-bands frequency synthesizer for faster settling without sacrificing frequency resolution. Fractional-N architecture is based on accumulator carrier to control fraction division. Unfortunately, the carrier signal is a periodic signal which will cause intolerant spur noise close to signal wanted. To suppress the spur noise, we use a $\Sigma\Delta$ modulator to modulate the carrier signal.

The mono-type of $\Sigma\Delta$ modulator is shown in Fig.2-12. The $\Sigma\Delta$ modulator is composed of an integrator and a differentiator. After the differentiator, the quantization noise has been suppressed. The practical 1st $\Sigma\Delta$ modulator is shown in Fig.2-13. It explains that after a $\Sigma\Delta$ modulator, the quantization noise will be shaped by $(1-Z^{-1})$. Some modification has been made to simplify the 1st $\Sigma\Delta$ modulator. Fig.2-14 shows a modified 1st $\Sigma\Delta$ modulator structure. In Fig.2-14, 1st $\Sigma\Delta$ modulator is accomplished by an accumulator.





Fig.2-12 $\Sigma\Delta$ modulator Mono-type




$$A[Z] = \frac{1}{1 - Z^{-1}} \cdot f[Z]$$

$$B[Z] = A[Z] + qa[Z] = \frac{1}{1 - Z^{-1}} \cdot f[Z] + qa[Z]$$

$$Y = f[Z] + qa[Z](1 - Z^{-1})$$

Fig.2-13 Basic type of $\Sigma\Delta$ modulator



$$A[Z] = f[Z] - qa[Z](Z^{-1})$$

$$Y[Z] = A[Z] + qa[Z] = f[Z] + qa[Z](1 - Z^{-1})$$




Fig.2-14 Modified 1st $\Sigma\Delta$ modulator

In order to transform more quantization noise to high frequency, we decide to use 3rd $\Sigma\Delta$ modulator. The 3rd $\Sigma\Delta$ modulator structure is shown in Fig.2-15. The output signal is: $N[Z] = f[Z] + (1 - z^{-1})^3 \times qa_a[Z]$, which means that quantization noise, quantization noise, $qa_a[Z]$, has been shaped to $qa_e[Z] = (1 - z^{-1})^3 \times qa_a[Z]$. The noise transfer function therefore is:

$$H_{noise}(f) = (1 - z^{-1})^3$$

$$H_{noise}(f) = \left| 1 - \exp\left(-\frac{j2\pi f}{f_{ref}}\right) \right|^3$$

$$H_{noise}(f) = \left| 1 - \cos\left(\frac{j2\pi f}{f_{ref}}\right) - j \cdot \sin\left(\frac{j2\pi f}{f_{ref}}\right) \right|^3$$

$$H_{noise}(f) = \left| 2 \cdot \sin\left(\frac{\pi f}{f_{ref}}\right) \right|^3$$




Fig.2-15 3rd $\Sigma\Delta$ modulator

Assume power spectral density of quantization noise is $S_{q_a}(f) = \frac{1}{12 \cdot f_{ref}}$. The output phase mismatch power spectra density would be:

$$S_{\theta_e}(f) = \left(\frac{f_{div}}{f \times N_T}\right)^2 \times \left\{ \frac{1}{12 \cdot f_{ref}} \cdot \left[2 \cdot \sin\left(\frac{\pi f}{f_{ref}}\right) \right]^6 \right\} = \frac{16 \cdot f_{ref}}{3 \cdot (N_T \cdot f)^2} \sin^6\left(\frac{\pi f}{f_{ref}}\right)$$

When close to center frequency, the phase mismatch power spectra density is:

$$S_{\theta_e}(f) \approx \frac{16 \cdot f_{ref}}{3 \cdot (N_T \cdot f)^2} \cdot \left(\frac{\pi f}{f_{ref}}\right)^6 = \frac{16 \cdot \pi^6 \cdot f^4}{3 \cdot N_T^2 \cdot f_{ref}^5}$$

The spectrum is shown in Fig.2-16, which shows that quantization noise has been efficiently suppressed.




Fig.2-16 (a) Noise shaping of 3rd $\Sigma\Delta$ modulator (b) Suppression of 3rd $\Sigma\Delta$ modulator to in-band quantization noise

In this thesis, we adopt MASH-1-1-1 3rd $\Sigma\Delta$ modulator. The integrators of Fig.2-15 are replaced by 1st $\Sigma\Delta$ modulator to make system more stable. The complete structure is shown in Fig.2-17. Practical 3rd $\Sigma\Delta$ modulator structure is also shown in Fig.2-18, which uses accumulators to replace integrators.




Fig.2-17 3rd $\Sigma\Delta$ modulator




Fig.2-18 Practical 3rd $\Sigma\Delta$ modulator architecture

The 3rd $\Sigma\Delta$ modulator architecture is shown in Fig.2-14. To attain the 200 KHz frequency resolution of GSM/DCS1800 system, the accumulator is based on 12-bit. Since the reference frequency is 16MHz, the frequency resolution of each system is:

Application	Frequency Resolution
802.11a	$16M \div 2^{12} = 3.9 \text{ KHz}$
802.11b/g	$16M \div 2^{11} = 7.8 \text{ KHz}$
DCS1800	$16M \div 2^{12} * 3 = 11.7 \text{ KHz}$
GSM	$16M \div 2^{12} * 6 = 23.4 \text{ KHz}$

The frequency resolution could be further increases by increasing the accumulator bits. Since the accumulator is a cascaded structure, signal delay is very critical in this design.

2.6 Whole System Simulation Results

2.6.1 5.18GHz Simulation Results

Use ELDO simulation tool to simulate circuit close-loop behavior. The 5.18GHz locking curve of VCO control voltage is shown in Fig.2-19. System enters locking state in 15 μ s, and stable locking in 30 μ s. Buffer output signal is shown in Fig.2-20. Signal swing is 520mV. Then apply FFT function to Fig.2-20, result shown in Fig.2-21. Fig.2-21 shows that circuit is locked at 5.18GHz and output power is -12.4dBm.




Fig.2-19 Transient curve of VCO control voltage




Fig.2-20 Buffer output signal transient analysis




Fig.2-21 5.18GHz FFT simulation result

2.6.2 2.401GHz Simulation Results

The 2.401GHz locking curve of VCO control voltage is shown in Fig.2-22. System enters locking state in 15 μ s, and stable locking in 30 μ s. Buffer output signal is

shown in Fig.2-23. Signal swing is 250mV. Then apply FFT function to Fig.2-23, result shown in Fig.2-24. Fig.2-24 shows that circuit is locked at 2.401GHz and output power is -21.5dBm.




Fig.2-22 Transient curve of VCO control voltage




Fig.2-23 Buffer output signal transient analysis




Fig.2-24 2.401GHz FFT simulation result

2.6.3 1.726GHz Simulation Results

The 1.726GHz locking curve of control voltage of VCO is shown in Fig.2-25. System enters locking state in 15 μ s, and stable locking in 30 μ s. Buffer output signal is shown in Fig.2-26. Signal swing is 260mV. Then apply FFT function to Fig.2-26, result shown in Fig.2-27. Fig.2-27 shows that circuit is locked at 1.726GHz and output power is -17.2dBm.




Fig.2-25 Transient curve of VCO control voltage




Fig.2-26 Buffer output signal transient analysis




Fig.2-27 1.726GHz FFT simulation result

2.6.4 900.2MHz Simulation Results

The 900.2MHz locking curve of control voltage of VCO is shown in Fig.2-28. System enters locking state in 15 μ s, and stable locking in 30 μ s. Buffer output signal is shown in Fig.2-29. Signal swing is 150mV. Then apply FFT function to Fig.2-29, result shown in Fig.2-30. Fig.2-30 shows that circuit is locked at 900.2MHz and output power is -22.1dBm.




Fig.2-28 Transient curve of VCO control voltage




Fig.2-29 Buffer output signal transient analysis




Fig.2-30 900.2MHz FFT simulation result

2.6.5 Simulation Results Summary

Tab.6 Highly integrated quad-bands frequency synthesizer performance summary

Parameter	Performance
Technology	0.18 um CMOS
Supported Application	802.11a/b/g 、 GSM/DCS1800
Power Supply	1.8 V
VCO Phase Noise (TT)	-114.26 dBc/Hz @1.0MHz
	-119.98 dBc/Hz @1.8MHz
	-121.05 dBc/Hz @2.0MHz
	-126.48 dBc/Hz @3.6MHz
VCO Bank Control Bits	3 bits
No. of Accumulator Bits	12 bits
Reference Frequency	16 MHz
Die Area	1.61 mm ²

2.7 Chip Layout

Many frequency synthesizer designers suffer from large chip dimension because the $\Sigma\Delta$ modulator have lots of control signals that need to be input outside from the chip. Try to allocate a pad to each control bit may cause the chip size becomes extremely large. The troubled designer could consider designing a register for all digital control bits. The register is composed of a series of cascading DFFs, architecture shown in Fig.2-31. The Data is controlled by a switch, while Bot is controlled by a botton.




Fig.2-31 Register architecture

The quad-bands frequency synthesizer chip layout is shown in Fig2-32. The pad number has been reduced because two registers were used to load VCO varactor control bits and $\Sigma\Delta$ modulator control bits. Chip dimension is 1.45mm*1.114mm.




Fig.2-32 Quad-bands frequency synthesizer chip layout

2.8 Conclusion and Comparison

Since quad-bands frequency synthesizer has not yet been promoted, we take two dual-bands frequency synthesizers for comparison, as in Tab.7.

Tab.7 Multi-bands frequency synthesizer comparison

	This Work	【3】【5】	【4】
Technology	0.18um CMOS	0.5um SiGe BiCMOS	0.35um CMOS
Power supply	1.8V	2.75V	2V
Current Consumption	58mA	36mA	40mA
Supported Application	802.11a/b/g GSM/DCS	802.11a/b/g Japan 2.4GHz	802.11a/b/g
VCO Phase Noise	-114dBc/Hz @1MHz	-120dBc/Hz @1MHz	-114dBc/Hz @5MHz
Reference Frequency	16MHz	40MHz	N/A
NO. of Accumulator Bits	12 bits	6bits	10+6 bits
Die area	1.61mm²	3.22mm ²	3.52 mm ²

Multi-system is getting more and more attention recently. In this chapter, we have demonstrated using frequency division technique to design a multi-bands frequency synthesizer. This technique is also practical for single-band frequency synthesizer design. The chip dimension can be saved without scarifying frequency resolution and phase noise performance by designing oscillator at double or triple frequency. The register design also helps designer to save chip dimension when several chip control bits are needed.

Chapter 3

802.11a Integer-N Frequency Synthesizer

The most popular structures for RF frequency synthesizer are fractional-N frequency synthesizer and integer-N frequency synthesizer. Fractional-N structure can synthesize fractional frequency of reference frequency, thus its frequency resolution is much higher than integer-N structure does. Since fractional frequency can be synthesized, the reference frequency of fractional-N frequency synthesizer can be chosen higher than required frequency resolution to shorten frequency settling time. Unfortunately, fractional-N structure depends on accumulator carrier to control frequency division number. The carrier signal is periodically produced, causing spur noise close to the wanted frequency. To suppress the spur noise, a complicated modulator is required which makes fractional-N structure much more complicated than integer-N structure. Although the integer-N frequency synthesizer can only synthesize integer multiples of reference frequency, the division number is constant in every reference period. The spur noise of integer-N structure is much smaller than fractional-N structure. If frequency resolution is not the main factor of frequency synthesizer (ex: 20MHz for 802.11a/b/g WLANs system), integer-N structure is a good choice since the spectrum purity is much clearer than fractional-N structure. The comparison of these two frequency synthesizer structures is listed in Tab.8.

Tab.8 Frequency synthesizer structures performances comparison

Parameter	Fractional-N	Integer-N
Frequency Resolution	Fine	Coarse
Settling Time	Fast	Middle
Spurious Noise	Poor	Good
Complexity	High	Low
Power Consumption	Middle	Low

3.1 Architecture [13]

In this chapter, we will demonstrate an 802.11a pulse-swallow integer-N frequency synthesizer design. Circuit block diagram is shown in Fig.3-1. The reference frequency is 10MHz. A pulse-swallow counter is designed to control the dual-modulus divider (8/9). Except the loop filter, every block is designed on chip.




Fig.3-1 802.11a pulse-swallow integer-N frequency synthesizer architecture

3.2 QVCO Design [14][15]

In this chapter we adopt the differentially and complementary cross coupled pairs to generate low phase noise, symmetric and quadrature signal outputs. The

architecture is shown in Fig.3-2. The use of NMOS and PMOS complementary cross coupled pairs offering better rise and fall time symmetry, which results in low up-conversion of $1/f$ noise and other low frequency noise sources. The complementary structure also provides higher transconductance than all NMOS pairs making circuits much easier to start-up.




Fig.3-2 Quadrature voltage controlled oscillator architecture

3.3 High speed Frequency Divider [16]

In this design, we adopt DFF operation principle to achieve divide-by-2 circuit. The block diagram is shown in Fig.3-3(a). The DFF2 could be replaced by a delay device used to store Q1 value and flip DFF1 value at next trigger edge. At high frequency, digital logic DFF won't work precisely. Analog DFF must be designed to attain this high frequency divide-by-2 circuit design. The DFF is shown in Fig.3-3(b).




Fig.3-3 (a) Block diagram of divide-by-2 circuit (b) Analog structure of DFF

The cross signal lines in DFF circuit should be layout carefully. Parasitic capacitance and resistance may cause circuit malfunction. We should take these parasitic effect into consider when simulating circuit performance. Fig.3-4 is the transient simulation result of inputting 5.5GHz, 100mV amplitude sine waves to circuit. Circuit will function at 4-6GHz. Minimum acceptable signal amplitude is 80mV.






Fig.3-4 Transient simulation result of inputting 5.5GHz, 100mV amplitude sine waves to circuit

3.4 Dual-modulus frequency divider [17][18]

For low power application, the NOR gates of DMFD are combined to D-type flip-flops, circuit shown in Figure.3-5(a). The DMFD architecture is also shown in Figure.3-5(b). Because DMFD uses two D-type flip-flops, it consumes more power than a single divide-by-2 circuit. Since the 4 outputs of these two DFFs are connected to each other, the parasitic capacitance is pretty large. The layout of DMFD should be laid in a high density way. Using Calibre extraction tool, the parasitic capacitance for each DMFD output signal line is about 30fF. The parasitic capacitance should be taken into account at simulation step.



(a)



(b)

Fig.3-5 (a) Architecture combining DFF and NOR gate (b) dual-modulus frequency divider architecture

3.5 Pulse-Swallow Counter [19][20]

The pulse-swallow counter is used to control dual-modulus division (8/9). It is composed of a loading and resetting counter and a channel detection circuit. The counter initially counts up from 0 to the input code (e.g. 6:00110), then counts down from 28 to input code makes a period of 32. The operation principle will be discussed in detail below.

3.5.1 Loading and Resetting Counter

The counter consists of 5 JKFFs with each J and K shorted together individually. UD is a control signal that determines the counting mechanism. As UD=High, counter counts up. As UD=Low, counter counts down. The counter diagram is shown in Fig.3-6.

Initially, UD=High, counter counts up from 0. As A1~A5 equal to channel input codes, UD will change to Low, and counter counts down from 28 (by setting the 3rd to 5th JKFF to High). As A1~A5 equal to channel input codes again, UD will change to High, and counter counts up from 0. Because this counter needs two comparison states (examine whether A1~A5 equal to channel codes or not), one loading state and one resetting state, the loading number is chosen to be 28, not 32! The complete counter structure is shown in Fig.3-7.




Fig.3-6 Loading and resetting counter




Fig.3-7 Timing diagram of loading and resetting counter

3.5.2 Pulse-Swallow Counter

The complete pulse-swallow counter is shown in Fig.3-8. The 5 counter output bits (A1~A5) are compared to channel input codes (Ch1~Ch5). RL is connected to the JKFF with J, K shorted together. Only when A1~A5 equal Ch1~Ch5, RL will be High. Since RL=High, JKFF will flip its value and change UD state. Notice that UD has a duty circle that is programmed by Ch1~Ch5. For Ch1~Ch5=00100, UD will keep at high for 6 CLK pulses. IF Ch1~Ch5=00110, UD will keep at high for 8 CLK pulses. The UD signal is used modulus control signal since it has a duty circle controlled by the channel input codes. Timing diagram is shown in Fig.3-9.




Fig.3-8 Complete pulse-swallow counter architecture




Fig.3-9 Timing diagram of pulse-swallow counter

3.6 PFD and Charge Pump design

The phase frequency detector (PFD) type can be separated to analog and digital. For input signal is at several hundreds MHz order, analog PFD is preferred. In the RF frequency synthesizer, the signal frequency will be scaled down by prescalar and digital frequency divider. Since the divider output frequency is scaled down to only tens MHz, digital PFD is most used in RF frequency synthesizer. The digital PFD is

shown in Fig.3-9. There is one serious problem with this tri-state PFD: dead zone, as depicted in Fig.3-11. This problem results from charging time of charge pump. When reference signal is almost in-phase with divider output signal, the pulse duration produced by PFD isn't long enough to turn on charge pump, causing this small phase mismatch undetectable. To solve this problem, a delay circuit is induced before DFF reset pin to increase PFD pulse duration. The delay time should be long enough to turn on charge pump.




Fig.3-10 Tri-state phase frequency detector (PFD)




Fig.3-11 Dead zone problem of PFD

The purpose of charge pump is to transform the phase mismatch detected by PFD to a charging current. To achieve a high voltage output range at the charge pump, the transistor size of the current mirror transistors (M_1 - M_{11}) must be chosen carefully. Also an accurate layout of the charge pump is important to improve the matching of the positive and negative current to avoid mismatch currents. Mismatch currents produced when the two phase are compared cause reference spur. Reference spur interferes with adjacent channel in RF receiver and produces undesired spectral

emission in RF transmitter. We implement two additional transistors (M_{12} , M_{14}) to guarantee in case of switching the transistors M_{13} and M_{15} , their sources are already precharged. Above reduces current peaks during the switching time and suppressing the spurious tones, too. The charge pump structure is shown in Fig.3-12.




Fig.3-12 Charge pump architecture

3.7 Loop filter design

The loop filter is very important in frequency synthesizer design. We expect the loop bandwidth can be high enough for fast locking behavior. Additionally, loop bandwidth should be low to suppress spurious noise results from PFD and charge pump switching. Since tradeoff exists in the loop filter design, and loop bandwidth should be chosen carefully. For system stability consideration, the phase margin should be designed about 50 degrees.




Fig.3-13 4th order Loop filter architecture

Consider all the requirements above; the 4th order loop filter architecture is adopted in this chapter. Fig.3-13 shows the 4th order loop filter architecture. The loop filter transfer function is:

$$H(S) = K_h \frac{S + \omega_z}{S(S + \omega_{p1})(S + \omega_{p2})}$$

$$\text{where } K_h = \frac{R_1 C_1}{C_1 + C_2}, \omega_z = \frac{1}{R_1 C_1}, \omega_{p1} = \frac{C_1 + C_2}{R_1 C_1 C_2}, \omega_{p2} = \frac{1}{R_3 C_3}$$

Locations of poles, zeros and loop bandwidth determines frequency synthesizer settling time, spurious noise and phase margin. The frequency difference of ω_z to K should equal to the frequency difference of ω_{p1} to K for largest phase margin performance. According to theory and experiment, the poles, zeros, loop bandwidth and reference frequency allocation diagram is depicted in Fig.3-14.




Fig.3-14 Theoretical and experimental poles, zeros, loop bandwidth and reference frequency allocation diagram

After the locations of poles, zeros and loop bandwidth are determined; we derived all the resistance and capacitance values below:

$$R_1 = K_h \left(1 + \frac{1}{x}\right) = \frac{KN}{K_{vco}K_d} \left(1 + \frac{1}{x}\right), \text{ where } x = \frac{C_1}{C_2} = \frac{\omega_{p1}}{\omega_z} - 1$$

$$C_1 = \frac{1}{\omega_z R_1}$$

$R_3 C_3 = \omega_{p2}$, C_3 should be kept large to bypass spurious noise!

Example:

$$K_d = 9.57 \mu\text{A/rad}, K_o = 2429.5 \text{Mrad/V}, \omega_{\text{ref}} = 62.83 \text{rad/s}, N = 520$$

$$\omega_{\text{ref}} : \omega_{p2} : \omega_{p1} : K : \omega_z = 640 : 64 : 16 : 4 : 1$$

$$\frac{C_1}{C_2} = \frac{\omega_{p1}}{\omega_z} - 1 = \frac{16}{1} - 1 = 15$$

$$R_1 = \frac{KN}{K_{vco}K_d} \left(1 + \frac{1}{x}\right) = \frac{62.83 \times 520}{2426.5 \times 9.5738 \times 160} \left(1 + \frac{1}{15}\right) = 9.36 \text{ K}\Omega$$


$$C_1 = \frac{640}{9.36 \times 62.83} = 1.09 \text{ nF}$$

$$C_2 = \frac{1.09}{15} = 72.7 \text{ pF}$$


$$C_3 = 30 \text{ pF}$$

$$R_3 = \frac{10}{30 \times 62.83} = 5.3 \text{ K}\Omega$$

Compute the resistances and capacitance values according to the above expression and Fig.3-14. Then we apply MATLAB step function and bode plot function to simulate frequency synthesizer close loop transient settling time and open loop phase margin. The MATLAB simulation results are shown in Fig.3-15. Because the resistances and capacitances are quite large comparing to on-chip resistances and capacitances, the loop filter is designed off-chip by microwave devices.



(a)



(b)

Fig.3-15 MALAB simulation results (a) transient analysis (b) bode plot

3.8 Synthesizer simulation results

Fig.3-16 shows frequency synthesizer close loop transient simulation results. From 0 to $50\mu\text{s}$, Ch5~CH1=00000, synthesizer locks at 5.14GHz in $40\mu\text{s}$. After $50\mu\text{s}$,

CH5~CH1=00010, synthesizer locks at 5.18GHz in 40 μ s. Fig.3-17 shows 5.18GHz spectrum simulation results. Output power is -20.7dBm. The frequency synthesizer performances are summarized in Tab.9.




Fig.3-16 Frequency synthesizer transient simulation results




Fig.3-17 5.18GHz spectrum simulation results

Tab.9 802.11a integer-N frequency synthesizer performances summary

Parameter	Simulation Results
Technology	TSMC 0.25 μ m CMOS
Application	802.11a
Synthesizer Architecture	Integer-N pulse-swallow
Channel Control Bit	5 bits
Phase Noise	-106 dBc/Hz @1MHz
Reference Frequency	10 MHz
Settling Time	40 μ s
Output Power	-20.7 dBm
Power Consumption	20.44 mW

3.9 Measurement Results

3.9.1 Measurement Consideration

The PCB (printed circuit board) layout and practical FR4 PCB circuit conjunction with SMA connectors for this work are shown in Fig.3-18 and Fig.3-19, respectively. The voltage controlled oscillator signal line width on the PCB must be designed 50 Ω for impedance matching. The PCB also preserves additional space for DC blocking and bypassing capacitors. The chip is adhered to PCB and all I/O pads are bonded onto PCB via bond-wires. The die photograph is shown in Fig.3-20.




Fig.3-18 PCB layout of 5GHz frequency synthesizer




Fig.3-19 5GHz frequency synthesizer practical FR4 PCB measurement circuit




Fig.3-20 Die photo of 5GHz frequency synthesizer

3.9.2 Measurement V.S. Simulation Results

We perform open loop measurement first. The measured DC currents are 13mA for VCO and output buffer, 7mA for frequency divider. Measured DC current fits the simulation FF corner (11.6mA for VCO and buffer, 7mA for divider). Apply spectrum analyzer to measure voltage controlled oscillator output signal power, phase noise and tuning range. The measured output signal power is -26dBm, while the simulation is -20dBm. The measurement result is shown in Fig.3-21. Measured frequency tuning range is 4.6-5.25 GHz, while simulation result of FF corner is 5.23-5.88 GHz. The measured frequency is about 630MHz lower than simulation. The measure result is shown in Fig.3-22. Measured phase noise is -104.33dBc/Hz @1MHz (-54.33 -10log10⁵=-104.33 dBc/Hz @1MHz), while the simulation result is -105dBc/Hz @1MHz. The phase noise performance is quite close to simulation results and shown in Fig.3-23.




Fig.3-21 Voltage controlled oscillator output power measurement




Fig.3-22 Tuning range measurement




Fig.3-23 Phase noise measurement


The frequency synthesizer didn't lock to the wanted frequency. The problem may results from 2 main reasons. First, the VCO signal swings are not sufficient to push frequency dividers. The measured signal is 6dBm less than simulation. In this design, low power consumption is our design guide. Each circuit is designed to consume fewest DC current. Since low power consumption is of most concern, VCO output

signals were not designed to have large power output. The simulated VCO signal swing is 250mV. The first divide-by-2 circuit will function if the input signal swing is large than 200mV. 6dB power loss means voltage is degraded by a factor of 2, which means the measured signal swing is only 125mV. Since VCO output signal swing is only 125mV, the divider is unable to function. Second, at the design step of high frequency divide-by-2 circuit, the loading and parasitic effect is very serious. To deal with this problem, we utilized a common drain buffer amplifier. Although the loading and parasitic problems have been solved, the divider output voltage swing is even smaller than VCO output signals. The buffer amplifier consumes DC power and voltage swing, makes system harder to design. To examine the parasitic problem, we use Caliber extraction tools to extract the parasitic capacitances and resistances. The parasitic capacitance of the first divide-by-2 circuit is 20fF. This parasitic capacitance should be taken into account in the simulation step. By careful consideration, the common buffer amplifier should be eliminated to increase system stability and functionality. This work will be redesigned with no divider buffer amplifier and higher VCO output power.

Chapter 4

An 8-bit AFC Voltage Controlled Oscillator

In this chapter, a high frequency resolution voltage controlled oscillator (VCO) design will be discussed. PMOS varactors are used to achieve 8-bits frequency resolution. This circuit is a step stone to an all-digital complete integration frequency synthesizer design. By designing a high frequency resolution VCO and using a digital coding method to control VCO varactor banks and VCO control voltage, the dream of whole-new all-digital frequency synthesizer architecture will come true. In this new structure, traditional loop filter, used to be implemented off-chip, will be omitted. This new structure will help to increase RF system integration and speed up frequency settling time by several times.



4.1 Proceeding on All-Digital Frequency Synthesizer

4.1.1 Background

Traditionally, the loop filter of frequency synthesizer is an off-chip circuit due to large capacitances and resistances. For SOC application, this will definitely cause problem. In order to integrate loop filter into chip, we propose an all-digital frequency synthesizer architecture.

In the voltage controlled oscillator, each varactor bank code tuning range covers neighboring varactor bank codes by 50%. Therefore, overall tuning range of VCO is:

$BW = \left[1 + (2^n - 1) * 0.5\right] f$, where f is average tuning range of each varactor bank code. 802.11a application specifies a usable band from 5.15GHz to 5.35GHz. Consider process variation, a 600MHz VCO tuning range is sufficient. Substitute $BW=600\text{MHz}$ into above expression, the average varactor tuning range f will be 4.67MHz.

The center frequency tolerance in 802.11a specification is $\pm 20\text{ppm}$. If center frequency is 5.25GHz, the allowable frequency shifting is $\pm 105\text{KHz}$. In an 8-bits resolution VCO, average varactor bank code tuning range is 4.67MHz. If we design the control voltage of VCO to have more than 6-bits resolution, the 802.11a specification can be met. We conclude that a 14-bits all-digital frequency synthesizer is practical for 802.11a application. More than that, if we adopt dichotomy logic to design frequency synthesizer comparison mechanism, after 14 decisions system will lock at wanted frequency. Take reference frequency = 10MHz for example, every $0.1\mu\text{s}$ can determine a bit. Total frequency settling time will be only $14 * 0.1 = 1.4\mu\text{s}$. Compare to traditional frequency synthesizer settling time of $40\mu\text{s}$, this new structure shows a great potential.

4.1.2 Proposed Architecture [21]

The 14 bits should be divided into 2 parts, 8 bits for VCO bank coarse tuning, another 6 bits is left for VCO control voltage fine tuning. Because the VCO is the most important component in frequency synthesizer, it must be proven before been integrated into all-digital frequency synthesizer. The proposed new frequency synthesizer architecture is shown in Fig.4-1. One can find out PFD, charge pump and loop filter circuits do not appear in our proposed architecture. The key component is

the frequency detector that can discriminate which of reference signal or divider signal has higher frequency in a few signal pulses. At first, VCO control voltage is connected to V_{ref} . After first eight comparisons, the 8 VCO varactor banks will be set. Then VCO control voltage is switched to DAC output signal to perform frequency fine tuning. In six more frequency comparisons, the frequency synthesizer will lock at wanted frequency.




Fig.4-1 Proposed new all-digital frequency synthesizer architecture

4.1.3 Frequency Detector Design [22][23]

The analog frequency detector is shown in Fig.4-2. It is composed of two quadrature mixers and two low pass filters. The circuit principle is as following:

$$\begin{aligned} \text{If } \omega_1 > \omega_2 : V_a &= \cos(\omega_1 - \omega_2)t \\ V_b &= -\sin(\omega_1 - \omega_2)t = \cos[(\omega_1 - \omega_2)t + \pi/2] \\ &\rightarrow V_a \text{ lags } V_b \text{ by } \pi/2 \end{aligned}$$

$$\begin{aligned} \text{If } \omega_1 < \omega_2 : V_a &= \cos(\omega_1 - \omega_2)t = \cos(\omega_1 - \omega_2)t \\ V_b &= -\sin(\omega_1 - \omega_2)t = \sin(\omega_1 - \omega_2)t \\ &\rightarrow V_a \text{ leads } V_b \text{ by } \pi/2 \end{aligned}$$

By observing V_a and V_b , we can tell which of the incoming signal has higher frequency.




Fig.4-2 Analog frequency detector

Next, we try to form a digital type frequency detector. The two quadrature mixers is replaced by two DFFs. The four ANDs will generates the discrimination signals $AB'C$, $A'BC'$, $AB'C'$ and $A'BC$. The discrimination signals conclude all possible combinations about whether Div leads or Ref leads. After JKFF, frequency detector outputs the discrimination results. "H" states Div is slower than Ref, "L" states Div is faster than Ref. "S" means that these two signals have same frequency.




Fig.4-3 Digital frequency detector

Fig.4-3 is further modified to a balanced structure, shown in Fig.4-4, to increase frequency discrimination range.




Fig.4-4 Modified balance digital frequency detector

Although this frequency detector can discriminate frequency precisely, the discrimination speed is too slow if the incoming signals don't differ too much in frequency. This problem troubles us a lot, since the all-digital frequency synthesizer depend on this circuit to shorten frequency settling time. A phase synchronizer may be needed to solve this problem. With the help of phase synchronizer, we can discriminate frequency in only one reference clock. Fig.4-5 illustrates the function of a phase equalizer in this frequency detector design.




Fig.4-5 Function of phase synchronizer to aid frequency detector design

4.2 8 bits VCO Architecture [24][25][26]

Since the average tuning range of each varactor bank code is only 4.67MHz, the varactor model provided by TSMC is not suitable in this design. In this design, we implement these varactors by PMOS with Drain, Source and Bulk are shorted together. The PMOS varactor layout is shown in Fig.4-6[27]. The tuning characteristic of PMOS varactor is shown in Fig.4-7.




Fig.4-6 PMOS varactor layout




Fig.4-7 Tuning characteristic for the PMOS capacitance with $B \equiv D \equiv S$

VCO is the core circuit in the frequency synthesizer. In most RF design, we use LC-tank oscillator instead of ring oscillator for better phase noise. For image cancellation, we hope VCO can provide quadrature phase output signal. There are three ways to generate quadrature signals: divide-by-two circuit [28]; RC-polyphase network [29]; and two VCOs cross connect with each other [30]. Using divide-by-two circuit needs to design a VCO operate at the double frequency of original frequency. A VCO with RC-polyphase network consumes less power than others, but RC-polyphase is a signal power hungry circuit. For accurate quadrature phase signal and large output signal power reasons, we design two VCOs differentially connect to each other to generate quadrature signal. The whole schematic of the 8-bits frequency resolution quadrature VCO is shown in Fig.4-8. The architecture of cross-coupled pairs adopts both NMOS and PMOS transistors to enhance negative conductance and LC-resonator to include the resonance frequency band.




Fig.4-8 8-bits frequency resolution voltage controlled oscillator

4.3 Measurement

4.3.1 Measurement consideration

The PCB (printed circuit board) layout and practical FR4 PCB circuit conjunction with SMA connectors for this work are shown in Fig.4-9 and Fig4.10, respectively. The quadrature voltage controlled oscillator signal line width on the PCB must be designed 50Ω for impedance matching. The PCB also preserves additional space for DC blocking and bypassing capacitors. The chip is adhered to PCB and all I/O pads are bonded onto PCB via bond-wires. The die photograph is shown in Fig.4-11.




Fig.4-9 PCB layout of 8-bit voltage controlled oscillator




Fig.4-10 8-bit voltage controlled oscillator practical FR4 PCB measurement circuit




Fig.4-11 Die photo of 8-bits voltage controlled oscillator

4.3.2 Measurement V.S. Simulation Results

To measure the DC current consumption, we sweep the bias voltage of the VCO core current source from 0V to 1V, and measure the consumption current. Fig.4-12 shows the DC current consumption of 8-bits voltage controlled oscillator. The measurement result shows that the chip consumes about 6mA less than TT corner and 2mA less than SS corner. This result tells that chip doesn't meet in the 6 corner cases (FF, FT, FS, TT, TS, SS), and the measurement results would be greatly violated the simulation results.




Fig.4-12 Current consumption, simulation V.S. Measurement

The quadrature outputs are connected to the spectrum analyzer to measure signal spectrum, output power, tuning range and phase noise. Setting resolution bandwidth to 100KHz, frequency span to 10MHz, the measured phase noise is -101dBc/Hz @1MHz ($-51 - 10\log_{10}5 = -101$ dBc/Hz @1MHz).




Fig.4-12 8-bits voltage controlled oscillator phase noise measurement result

The tuning range measurement is separated into two parts. First, setting control voltage to 0.9V and measure the VCO tuning range form bank codes 00000000 to 00011111. Fig.4-13 shows the bank code frequency tuning range measurement results V.S. simulation results. In Fig.4-13, the measured frequency tuning curve is down shifted by about 200MHz, since the measured DC current is below SS case. The 8-bits voltage controlled oscillator has linear frequency tuning behavior from 00000000 to 00001000, but breaks down at code 00010000 and 00100000. The nonlinear frequency tuning results from the large size PMOS varactor model isn't correct and process variation.




Fig.4-13 Vctr=0.9V, bank code V.S. oscillation frequency

Second part, fix the control voltage to 1.8V, measure the frequency tuning curve of varactor bank code control voltage V.S. oscillation frequency. Fig.4-14 shows the SS corner each bank tuning curve simulation results. The tuning range is binary weighted. Fig.4-15 shows bank 0 to bank 4 tuning range measurement results. Bank 0 to Bank 3 has binary weighted relation. But Bank 4 didn't double Bank 3 tuning range! To examine this problem, we compare the Bank4 to Bank 7 tuning range simulation V.S. measurement results, shown in Fig.4-16 to Fig.4-19, respectively. In Fig.4-17 to Fig.4-19, the measured tuning curve didn't follow the simulation curve anymore.




Fig.4-14 Bank tuning range simulation results




Fig.4-15 Bank tuning range measurement results




Fig.4-16 Vc4 measured tuning range




Fig.4-17 Vc5 measured tuning range




Fig.4-18 Vc6 measured tuning range




Fig.4-19 Vc7 measured tuning range

We then summary the simulation results in Tab.10.

Tab.10 Measurements summary

Parameter	TT	SS	Meas.
Supply Voltage	1.8V	1.8V	1.8V
DC Current	15.5mA	12mA	9.95mA
Phase Noise @1MHz	-108dBc/Hz	-107dBc/Hz	-101dBc/Hz
Linear Tuning Varactors	8	8	4
Center Frequency	5.24GHz	5.07GHz	4.645GHz
Tuning Range	4.94~5.54GHz	4.77~5.37GHz	4.61~4.68GHz (4 bits)
Average Code Word Tuning Range	4.67MHz	4.67MHz	4.38MHz (4 bits)

4.3.3 Discussion


Although this chip is only partial work, some aspects should be noted:

- The process variation is very serious in this work. A DC current 2mA smaller than SS core simulation results makes circuit hardly to oscillate at stable frequency since the -gm value is due to DC current.
- The work shows using varactors to increase frequency resolution is a practical method, since small size varactor tuning is achieved.
- The large size PMOS varactor could be substituted by the MOS_VAR provided by TSMC, since the component is more reliable at high frequency.
- The large size PMOS varactor could be either replaced by MIMCAP switching,

since an On-OFF switching behavior is guaranteed. But the steady oscillation condition should be considered more careful.

4.4 Future Works

The frequency detector reach is still going on. Once a high efficient, accurate frequency detector has been done, this new all-digital frequency synthesizer architecture could be completed. A high speed, high resolution DAC is needed to increase system frequency resolution and settling time. The all-digital frequency synthesizer is designed on the purposes of increasing system integration and shortening frequency settling time without any off-chip compartments.



Chapter 5

Conclusion and Future Work

5.1 Conclusion


This thesis contains three design works. This first work is high integration multi-bands $\Sigma\Delta$ fraction-N frequency synthesizer in TSMC 0.18 μm CMOS. The second work is 802.11a integer-N frequency synthesizer in TSMC 0.25 μm CMOS. The third is 8-bit AFC voltage controlled oscillator in TSMC 0.18 μm CMOS. All these three circuits have been fabricated through CIC. These circuit design concepts, simulation results, measurement data have been discussed in detail.

5.1.1 High integration quad-bands frequency synthesizer

A novel frequency division technique to integrate multi-band frequency synthesizer circuit design has been discussed in this thesis. This technique reduces chip dimension without sacrificing phase noise and frequency resolution performances. The 802.11a/b/g and GSM/DCS1800 quad-bands frequency synthesizers are perfectly combined in single chip. A 12-bit $\Sigma\Delta$ modulator helps increasing frequency resolution to satisfy GSM/DCS1800 200KHz channel bandwidth specification. To further reduce chip area, a register is used to load all digital control bits and voltage controlled oscillator bank control bits. The chip dimension is only 1.61mm², half the dimension of other compared dual-band frequency synthesizer designs [1][4].

5.1.2 802.11a integer-N frequency synthesizer

In 802.11a application, the integer-N frequency synthesizer architecture is most commonly used. Since the 802.11a channel bandwidth is 20MHz, much higher than other application, the reference can be chosen as high as 10MHz to fasten frequency settling time. In order to lower power consumption, only one dual modulus frequency divider ($\div 8/9$) is used in the work. A pulse-swallow counter is designed to control the dual modulus frequency divider in a period of 32 reference clocks. Reference frequency is 10MHz. Synthesized frequency is from 5.18GHz to 5.34GHz, 20MHz frequency step. Using MATLAB to design loop filter is a practical approach. The MATLAB step and bode functions helps designer efficiently simulate frequency synthesizer close loop settling time and open loop phase margin. The MATLAB program only takes minutes to simulate frequency synthesizer, while ELDO transient analysis takes almost a week!



5.1.3 All-digital frequency synthesizer

We have proposed new all-digital frequency synthesizer architecture. According to the 802.11a frequency tolerance of ± 20 ppm, at least 14-bit frequency resolution digital frequency resolution can satisfy system specification. The 14-bits are separated in two parts: 8-bit for varactor bank coarse tuning, 6-bit for control voltage fine tuning. Once the designing problem of high efficient frequency detector has been solved, the new frequency synthesizer will promote RF frequency synthesizer integration and frequency settling time. The 8-bit frequency resolution voltage controlled oscillator measurement has been completed. Through this thesis, the research of high frequency

resolution voltage controlled oscillator by using PMOS varactor banks has been proven.

5.2 Future Work

Some aspects need to be improved below:

1. In the quad-bands frequency synthesizer design, the power of quad-bands signals should be increased to above -10dBm for practical telecommunication system. Common drain structure isn't suitable for large output power design, since common drain amplifier is intrinsically a power loss structure. The quad-bands output buffer structure should be modified. Common source output buffer is preferred because it provides power gain rather power loss.
2. The high frequency dividers in quad-bands frequency synthesizer design should be modified to provide more balanced output waveform.
3. In the integer-N frequency synthesizer design, the high frequency divide-by-2 circuit is connected to a buffer. This buffer cause signal voltage swing degradation. This buffer should be removed to increase signal voltage swing.
4. The charge pump in this thesis is a current mismatching circuit. The mismatching current will results in reference spurious noise and distort signal spectrum. A new charge pump structure has been designed and will integrate to frequency synthesizer in future designs.
5. High efficient frequency detector research is going on to complete the new all-digital frequency synthesizer.

Reference

- [1] Magoon, R.; Molnar, A.; Zachan, J.; Hatcher, G. and Rhee, W., “A Single-Chip Quad-Band (850/900/1800/1900 MHz) Direct Conversion GSM/GPRS RF Transceiver with Integrated VCOs and Fractional-N Synthesizer”, IEEE Journal of Solid-State Circuits, vol.37, pp.1710 - 1720, Dec. 12, 2002.
- [2] Duvivier, E.; Puccio, G.; Cipriani, S.; Carpineto, L.; Cusinato, P.; Bisanti, B.; Galant, F.; Chalet, F.; Coppola, F.; Cercelaru, S.; Vallespin, N.; Jiguet, J.-C.; Sirna, G., “A fully integrated zero-IF transceiver for GSM-GPRS quad-band application”, IEEE Journal of Solid-State Circuits, vol.38, pp. 2249 - 225, Dec. 2003.
- [3] Rogers, J.W.M., Cavin, M., Dai, F. and Rahn, D., “A $\Delta\Sigma$ Fractional-N Frequency Synthesizer with Multi-Band PMOS VCOs for 2.4 and 5GHz WLAN Applications”, European Solid-State Circuits, pp. 651 - 654, Sept. 16-18, 2003.
- [4] Wei-Zen Chen; Jia-Xian Chang; Ying-Jen Hong; Meng-Tzer Wong; Chien-Liang Kuo, “A 2-V 2.3/4.6-GHz dual-band frequency synthesizer in 0.35- μm digital CMOS process”, IEEE Journal of Solid-State Circuits, vol.39, pp. 234 – 237, Jan. 2004.
- [5] Rogers, J.W.M.; Dai, F.F.; Cavin, M.S.; Rahn, D.G., “A multiband $\Delta\Sigma$ fractional-N frequency synthesizer for a MIMO WLAN transceiver RFIC”, IEEE Journal of Solid-State Circuits, vol.40, pp. 678 – 689, March 2005.
- [6] Zargari, M.; Terrovitis, M.; Jen, S.H.-M.; Kaczynski, B.J.; MeeLan Lee; Mack, M.P.; Mehta, S.S.; Mendis, S.; Onodera, K.; Samavati, H.; Si, W.W.; Singh, K.; Tabatabaei, A.; Weber, D.; Su, D.K.; Wooley, B.A., “A single-chip dual-band tri-mode CMOS transceiver for IEEE 802.11a/b/g wireless LAN”, IEEE Journal of Solid-State Circuits, vol.39, pp. 2239 – 2249, Dec. 2004.

- [7] M. W. Hwang, J. T. Hwang, and G. H. Cho, "Design of high speed CMOS prescaler", Proceedings of the Second IEEE Asia Pacific Conference, pp. 87-90, 28-30 Aug. 2000.
- [8] Magoon, R. and Molnar, A., "RF local oscillator path for GSM direct conversion transceiver with true 50% duty cycle divide by three and active third harmonic cancellation", IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, pp. 23 – 26, Jun. 2-4, 2002.
- [9] J. N. Wells, "Frequency Synthesizers," U.S. Patent 4,609,881, Sep. 1986.
- [10] B. Miller and R. Conley, "A multiple modulator fractional divider," in Proc. 44th Annu. Frequency Control Symp., May 1990, pp. 559–568.
- [11] T. A. Riley, M. Copeland, and T. Kwasniewski, "Delta-sigma modulation in fractional-N frequency synthesis," IEEE Journal of Solid-State Circuits, vol. 28, no. 5, pp. 553–559, May 1993.
- [12] T. W. Rhee, B. Song, and A. Ali, "A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order $\Delta\Sigma$ modulator," IEEE Journal of Solid-State Circuits, vol. 35, no. 10, pp. 1453–1460, Oct. 2000.
- [13] Hamid R. Rategh, Thomas H. Lee," Multi-GHz Frequency Synthesizers & division", Kluwer Academic Publishers, 2002.
- [14] Gwong-Wai Cheng, "A 5.25GHz Fully Integrated CMOS Quadrature Voltage-Controlled Oscillator", Thesis of Master's degree, Institute of communication, NCTU, Taiwan, ROC, Jun 2002.
- [15] Sander L.J. Gierkink, Salvatore Levantino, Robert C. Frye, Vito Boccuzzi, "A Low-Phase Noise 5GHz Quadrature CMOS VCO using Common-Mode Inductive Coupling", ESSCIRC, 2002.
- [16] Lam, C. and Razavi, B., "A 2.6-GHz/5.2-GHz frequency synthesizer in 0.4- μm CMOS technology", Symposium on VLSI Circuits Digest of Technical Papers,

pp. 117 – 120, June 1999.

- [17] Foroudi, N., Kwasniewski, T.A., “CMOS high-speed dual-modulus frequency divider for RF frequency synthesis”, IEEE Journal of Solid-State Circuits, pp.93 – 100, Vol. 30, Feb. 1995.
- [18] Wennekens, P.,” Dual-modulus frequency dividers with minimum gate count”, Electronics Letters, pp.1198 – 1199, Vol. 30, July 1994.
- [19] Mano, M., Digital Design: Second Edition, Prentice-Hall Inc., USA, 1991.
- [20] Sulaiman, M.S. and Khan, N., “A novel low-power high-speed programmable dual modulus divider for PLL-based frequency synthesizer,” IEEE International Conference on Semiconductor Electronics, pp. 77-81, December 2002.
- [21] Han-il Lee; Je-Kwang Cho; Kun-Seok Lee; In-Chul Hwang; Tae-Won Ahn; Kyung-Suc Nah; Byeong-Ha Park, “A Σ - Δ fractional-N frequency synthesizer using a wideband integrated VCO and a fast AFC technique for GSM/GPRS/WCDMA applications”, IEEE Journal of Solid-State Circuits, Vol. 39, no. 7, pp. 1164–1169, July. 2004.
- [22] Chan Geun Yoon; Sang Yun Lee; Choong Woong Lee, “Digital logic implementation of the quadricorrelators for frequency detector“, Midwest Symposium on Circuits and Systems, pp.757 – 760, Vol.2, Aug. 1994.
- [23] Toifl, T.H.; Moreira, P.,” Simple frequency detector circuit for biphasic and NRZ clock recovery,” Electronics Letters, pp.1922 - 1923, Vol. 34, Oct. 1998.
- [24] Hasan, S.M.R.,” A 5GHz CMOS digitally controlled oscillator with a 3GHz tuning range for PLL applications,” Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003 10th IEEE International Conference on, pp. 208 – 211, Vol.1, 14-17 Dec. 2003.
- [25] Haiyong Wang; Min Lin; Yongming Li; Hongyi Chen, “Some design aspects on 5GHz CMOS quadrature VCO with fully integrated LC-tank,” ASIC, 2003.

Proceedings. 5th International Conference on, pp. 1010 - 1013, Vol. 2, 21-24 Oct. 2003.

[26] Seung-ik Song; Jong-Kil Shin; Sub Han; Hyun-Su Ko; Ho-Yong Kang; Tse-Whan Yoo; Man-Seop Lee, “ Design of fully-integrated 5GHz differentially tuned CMOS LC VCO,” Advanced Communication Technology, 2004. The 6th International Conference on, pp. 603 – 606, Vol.2, 2004.

[27] J.Craninckx, “Wireless CMOS Frequency Synthesizer Design”, 1998.

[28] Alireza Zolfaghari, Member, IEEE, and Behzad Razavi, Fellow, IEEE, “A low-power 2.4-GHz transmitter/receiver CMOS IC”, *IEEE J. Solid-State Circuits*, vol. 38, pp. 176-183, FEBRUARY 2003.

[29] Hsien-Cheng Hsieh, “The Design of Low Power Voltage Controlled Oscillator and Fully Integrated 2.4GHz CMOS Integer-N Frequency Synthesizer”, Thesis of Master’s Degree, Institute of communication, NCTU, Taiwan, ROC, JUN 2003.

[30] Gwong-Wai Cheng, “A 5.25GHz Fully Integrated CMOS Quadrature Voltage-Controlled Oscillator”, Thesis of Master’s Degree, Institute of communication, NCTU, Taiwan, ROC, JUN 2002.

Publication List

1. Kuo-Hua Cheng, Cheng-Hung Chen, Po-Da Chen and Christina F. Jou, “A 20.5-mW, Fast-Switching Integer-N Frequency Synthesizer of 5.2GHz WLANs “, has been accepted by International Symposium on Communications and Information Technologies 2004 (ISCIT 2004), but not published due to economic problem.
2. Cheng-Hung Chen, Wei-Cheng Lien and Christina F. Jou, “A High-Integration, Quad Application Bands $\Sigma\Delta$ Fraction-N Frequency Synthesizer in 0.18- μm Standard CMOS Process”, has been submitted to Asia-Pacific Microwave Conference 2005.

