

Contents

Chinese Abstract	I
English Abstract	II
Acknowledgement	III
Contents	IV
List of Figures	VIII
List of Tables	XI
Acronym Glossary	XII
1 Introduction	1
2 MIMO-OFDM Baseband Transceiver Architecture	4
2.1 Introduction of MIMO-OFDM System	4
2.2 Transmitter Architecture	6
2.2.1 Convolutional Encoder	7
2.2.2 Interleaver / De-interleaver	7
2.2.3 Mapper / De-mapper	9
2.2.4 Preamble Channel and Frame Structure	9
2.3 Receive Architecture	10
2.3.1 Synchronization	11
2.3.1.1 Coarse Timing Synchronization.....	12



2.3.1.2	Fine Timing Synchronization.....	13
2.3.1.3	Frequency Synchronization	13
2.3.1.4	Phase Tracker	15
2.3.2	Channel Estimator.....	15
2.3.2	Viterbi Decoder.....	16
2.4	MIMO Techniques	16
2.4.1	MIMO Diversity	16
2.4.2	Spatial Multiplexing.....	19
2.4.3	Group Wise STBC	21
2.5	Adaptive Techniques for Mode Selection.....	22
2.5.1	MIMO Channels	22
2.5.2	Determination of Channel Condition.....	24
2.5.3	Mode Selection Strategies.....	25
2.6	Summary.....	26
3	Fast Prototyping System	27
3.1	Aptix® System Explorer.....	28
3.1.1	Hardware: MP3CF Platform.....	29
3.1.2	Software: Explorer	30
3.2	FPGA Module	32
3.2.1	FPGA Overview	32
3.2.2	FPGA Design Flow	33
3.3	'C6701 DSP EVM	36
3.3.1	TMS320C6701 DSP Overview.....	36
3.3.1.1	'C6701 DSP CPU.....	36
3.3.1.2	'C6701 DSP Memory.....	37

3.3.1.3	'C6701 DSP Peripherals	39
3.3.2	'C6701 DSP EVM Architecture.....	42
3.3.3	DSP Design Flow.....	44
3.4	Communication Between FPGA and DSP.....	45
3.5	USB 2.0 Module	48
3.6	DAC and ADC Modules	50
3.7	Debugging Tools	51
3.8	Summary.....	51
4	System Realization on FPGA and DSP	52
4.1	Pre-implementation Works	52
4.1.1	MATLAB: Preamble Design.....	53
4.1.2	DSP: Interrupt Scheduling.....	54
4.1.3	FPGA: Data Buffer Insertion.....	55
4.1.4	Overview of Hardware Partition.....	57
4.2	Transmitter on DSP.....	57
4.3	Transmitter on FPGA.....	60
4.3.1	Circuit Design of Transmitter	61
4.3.2	Circuit Design of Each Transmitter Branch.....	62
4.4	Receiver on FPGA	63
4.4.1	Circuit Design of Receiver.....	64
4.4.2	RRC and Timing Synchronization.....	65
4.4.3	Each Group of Two Receive Antennas and Other Components	66
4.5	Receiver on DSP.....	69
4.5.1	Space-Time Block Decoding	70
4.5.2	V-BLAST Decoding.....	71

4.5.3	G-STBC Decoding.....	72
4.6	Experimental Result of Adaptive Mechanism	74
4.7	Performance Evaluation.....	79
4.8	Summary	80
5	Some Useful Experiences	81
5.1	System Level Evaluation	81
5.2	Hardware Partition	83
5.3	Some Implementation Tips	85
5.3.1	On FPGA Implementation	85
5.3.2	On DSP Implementation	86
5.4	Example: From DFT to FFT	88
5.5	Summary	99
6	Conclusion	100
	Bibliography	102

