

參考文獻

- [1] Guan-Chyun Hsieh, J.C. Hung, "Phase-locked loop techniques. A survey," IEEE Transactions on Industrial Electronics, vol.43,no.6, pp. 609 –615 ,Dec.1996.
- [2] Simon Haykin, " communication system ", Fourth Edition
- [3] A. Blanchard, Phase-Locked Loops: Application to Coherent Receiver Design. New York: Wiley, 1976.
- [4] F. M. Gardner, Phaselock Techniques, 2nd ed. New York: Wiley, 1979.
- [5] W. C. Lindsey and C. M. Chie, "A survey of digital phase-locked loops," Proc. IEEE, vol. 69, pp. 410-431, Apr. 1981.
- [6] Myoung-Su Lee; Tae-Sik Cheung; Woo-Young Choi; "A novel charge pump PLL with reduced jitter characteristics" VLSI and CAD, 1999. ICVC '99. 6th International Conference on 26-27 Oct. 1999 Page(s):596 – 598
- [7] Woogeun Rhee 'Design of high performance CMOS charge pumps in phase locked loop'. Proc. IEEE Int. Symp. Circuits and Systems,1999, Vol. 1, pp. 545-548
- [8]Magnusson, H.; Olsson, H.; "Design of a high-speed low-voltage (1V) charge-pump for wideband phase-locked loops" Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003 10th IEEE International Conference on Volume 1, 14-17 Dec. 2003 Page(s):148 - 151 Vol.1
- [9] Li Lin; Tee, L.; Gray, P.R.; "A 1.4 GHz differential low-noise CMOS frequency

synthesizer using a wideband PLL architecture” Solid-State Circuits Conference, 2000.

Digest of Technical Papers. ISSCC. 2000 IEEE International 7-9 Feb. 2000

Page(s):204 - 205, 458

[10] Jae-Shin Lee, Min-Sun Keel, Shin-II Lim, Suki Kim, “Charge pump with perfect current matching characteristics in phase-locked loops” Electronics Letters


Volume 36, Issue 23, 9 Nov. 2000 Page(s):1907 – 1908

[11] E. Juarez-Hernandez, A. Diaz-Sanchez, “A novel CMOS charge-pump circuit

with positive feedback for PLL applications,” 2001. ICECS 2001. The 8th IEEE

International Conference on Electronics, Circuits and Systems, vol. 1 , pp.

349 –352,2001.



[12] 余永凌, 高畫質電視/互動電視 50-850MHz 寬頻帶雙差頻調諧器射頻前端模組之設計製作, 國立成功大學電機工程研究所碩士論文, 民國八十七年。

[13] J. Craninckx and M. Steyaert, *Wireless CMOS Frequency Synthesizer*, Kluwer

Academic Publishers, Boston, USA, 1998.

[14] N. H. E. Weste, K. Eshraghian, 黃淑絹(編譯), *CMOS VLSI 設計原理*, 偉明圖書有限公司, 1999

[15] Kwangho Yoon; Wonchan Kim; “Charge pump boosting technique for power noise immune high-speed PLL implementation” Electronics Letters

Volume 34, Issue 15, 23 July 1998 Page(s):1445 - 1446

[16] Samori, C.; Levantino, S.; Bocuzzi, V.; “A -94 dBc/Hz@100 kHz, fully-integrated, 5-GHz, CMOS VCO with 18% tuning range for Bluetooth applications” Custom Integrated Circuits, 2001, IEEE Conference on.6-9 May 2001
Page(s):201 – 204

[17] Dan H. Wolaver, “Phase-Locked Loop Circuit Design”, Prentice-Hall,Inc.

[18] M. Van Paemel, “Analysis of a charge-pump PLL: a new model, ”IEEE Transactions on Communications, vol. 42,no.7, pp. 2490 –2498 , Jul.1994.

[19]Razavi Behzad , “Design of Analog CMOS Integrated Circuits” , McGraw-Hill ,
2001



[20] E.J. Hernandez, A. Diaz Sanchez, “Positive feedback CMOS charge-pump circuits for PLL applications,” 2001. MWSCAS 2001.Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems, vol. 2 ,pp. 836 –839, 2001.

[21]A. Hajimiri, T. H. Lee, *The Design of Low-Noise Oscillators*, Kluwer Academic Publisher, Boston, 1990.

[22] J. J. Rael and A .A. Abidi, “Physical Processes of phase noise in differential oscillators,” *Custom Integrated Circuits Conference 2000, CICC. Proceedings of the IEEE 2000, May 2000*, pp.569-572

[23] 王嘉仁，應用於數位電視寬頻調諧器及數位音訊廣播接收機之

**CMOS 頻率合成器的設計研究，國立成功大學電機工程研究所碩士
論文，民國九十三年。**

[24] Chang, R.C.; Lung-Chih Kuo; “ A new low-voltage charge pump circuit for PLL”Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symposium on Volume 5, 28-31 May 2000 Page(s):701 - 704 vol.5

