# 國立交通大學

### 電子工程學系 電子研究所

### 碩士論文

考量可繞線度之晶片封裝共同設計下的界面凸塊規劃 Routability-Driven Bump Assignment for Chip-Package Co-Design

研究生:陳孟伶

指導教授:陳宏明 博士

中華民國一百零二年七月

# 國立交通大學

### 電子工程學系 電子研究所

### 碩士論文

考量可繞線度之晶片封裝共同設計下的界面凸塊規劃 Routability-Driven Bump Assignment for Chip-Package Co-Design

研究生:陳孟伶

指導教授:陳宏明 博士

中華民國一百零二年七月

# 考量可繞線度之晶片封裝共同設計下的界面凸塊規劃 Routability-Driven Bump Assignment for Chip-Package Co-Design

研究生:陳孟伶 Student: Meng-Ling Chen

指導教授:陳宏明 博士 Advisor: Dr. Hung-Ming Chen

國立交通大學

電子工程學系 電子研究所



Submitted to Department of Electronics Engineering and Institute of Electronics College of Electrical and Computer Engineering National Chiao Tung University in partial Fulfillment of the Requirements for the Degree of Master of Science in Electronics Engineering

> July 2013 Hsinchu, Taiwan, Republic of China

中華民國一百零二年七月

### Acknowledgements

First, I would like to show my greatest appreciation to my advisor, Prof. Hung-Ming Chen, for the valuable guidance and advice. I have obtained a lot of abilities about research and technical writing from him. I also want to express my gratitude to my intern supervisor in Global Unichip Corporation (GUC), Mr. Shi-Hao Chen, who had offered abundant help and support. This internship has given me the chance to gain knowledge about various industrial design tools. Without these knowledge and the assistance from GUC, this study would not have been successful. Besides, I want to thank all the members of the VLSI Design Automation Laboratory, for their help and company for these years. Especially, I would like to express my special thanks to Tu-Hsung Tsai. Yi En Chen, and Ching-Yu Chin, who contributed to this project. Finally, my thanks and appreciations also go to my families and friends for their understandings and supports on me in completing this project.

Meng-Ling Chen July, 2013

#### 考量可繞線度之晶片封裝共同設計下的界面凸塊規劃

研究生:陳孟伶 指導教授:陳宏明博士

國立交通大學電機學院電子工程研究所

#### 摘要

在現今積體電路的晶片與封裝設計流程中,要同時在晶片、封裝、以及電路 板三個領域達到界面凸塊規劃與界面凸塊繞線的最佳化是一件非常困難的事情。 通常,整個設計流程需要大量的人力資源,除此之外,為了達到最佳化,工程師 必須反覆重新規劃界面凸塊與繞線,因而降低了產品獲利。基於上述原因,我們 針對晶片與封裝共同設計提出一個快速的啓發式演算法,以實現自動化界面凸塊 規劃的目標,而且,藉由此演算法所規劃的界面凸塊將能使晶片重分配層與封裝 繞線層具備很高的可繞線度(在我們的實際測試案件中達到了百分之百的可繞線 度)。實驗結果顯示,本論文中提出的演算法(由逃脫繞線演算法所啓發)可在很短 的時間內完成界面凸塊規劃、晶片重分配層繞線、以及封裝繞線;然而,傳統的 晶片與封裝共同設計流程卻要花費數個禮拜甚至好幾個月才能實現整個設計。

關鍵字:界面凸塊規劃、晶片與封裝共同設計、逃脱繞線、重分配層繞線、封裝線、封裝布置規畫

ii

### Routability-Driven Bump Assignment for Chip-Package Co-Design

Student: Meng-Ling Chen

Advisor: Dr. Hung-Ming Chen

Graduate Institute of Electronics Engineering College of Electrical and Computer Engineering National Chiao Tung University

#### ABSTRACT

In current chip and package designs, it is a bottleneck to simultaneously optimize both pin assignment and pin routing for different design domains (chip, package, and board). Usually, the whole process costs a huge manual effort and multiple iterations thus reducing profit margin. Therefore, we propose a fast heuristic chippackage co-design algorithm in order to automatically obtain a bump assignment which introduces high routability both in RDL routing and substrate routing (100% in our real case). Experimental results show that the proposed method (inspired by board escape routing algorithms) automatically finishes bump assignment, RDL routing and substrate routing in a short time, while the traditional co-design flow requires weeks even months.

Keywords: bump assignment, chip-package co-design, escape routing, RDL routing, substrate routing, package planning

## Contents

| A             | cknov | wledgements                        | i  |
|---------------|-------|------------------------------------|----|
| Al            | bstra | act (Chinese)                      | ii |
| Al            | bstra | ict                                | ii |
| Co            | onter | its                                | V  |
| $\mathbf{Li}$ | st of | Tables                             | vi |
| Li            | st of | Figures v                          | ii |
| 1             | Intr  | oduction                           | 1  |
|               | 1.1   | Previous Works                     | 2  |
|               | 1.2   | Our Contributions                  | 3  |
|               | 1.3   | Thesis Organization                | 3  |
| <b>2</b>      | Pro   | blem Formulation                   | 4  |
| 3             | Bur   | np Assignment and Package Planning | 7  |
|               | 3.1   | Design Flow                        | 7  |
|               | 3.2   | Net Grouping                       | 1  |

|   | 3.3 | Substrate Routing     | 12        |
|---|-----|-----------------------|-----------|
|   | 3.4 | Bump Assignment       | 15        |
|   | 3.5 | RDL Routing           | 18        |
|   |     |                       |           |
| 4 | Exp | perimental results    | <b>21</b> |
|   | 4.1 | Co-Design Flow        | 21        |
|   | 4.2 | Substrate Routability | 22        |
|   | 4.3 | Bump Assignment       | 23        |
|   | 4.4 | RDL Routability       | 23        |

5 Conclusions

Bibliography



26

 $\mathbf{25}$ 

## List of Tables

| 3.1 | Symbol Table   | 8  |
|-----|--|----|
| 4.1 | The comparison of chip-package co-design flow in case1 | 23 |



# List of Figures

| 1.1 The cross section of flip-chip. In this work, the problem structure is |   |   |
|--|---|---|
|  | from I/O pads through bump pads to solder balls                   | 1 |
| 2.1  | Top view of chip and package. The whole model is partitioned into |   |
|  | four portions: wost porth cost and south First the $I/O$ pade are |   |

| four portions. west, north, east and south. Thist, the 1/O pads are   |   |
|---|---|
| divided into four groups by locality. Then, the solder balls are dis- |   |
| tinguished according to the groups of their corresponding I/O pads.   |   |
| Finally, the bump pads are sliced into four sectors by cutting curves |   |
| derived from two diagonals of chip.                                   | 4 |
|   |   |

| 3.1 | The comparison between traditional flow and proposed flow. Both      |   |
|-----|--|---|
|     | are consisted of three major domains marked with colors: bump as-    |   |
|     | signment, RDL routing, and substrate routing. Traditional flow costs |   |
|     | more human resource and time because of the iteration. Proposed      |   |
|     | flow automatically solves the problem in a short time                | 9 |

10

3.4 An example that demonstrates the process of bump assignment. First we derive all possible solutions of bump assignment based on ball escape routing result as shown in (1), then choose the candidate which projects the most similar bump pin sequence to I/O pin sequence as shown in (2).

| 3.5 | Comparison between grid via and stagger via. As shown in $(1)$ , an                              |    |
|-----|--|----|
|     | assignment $A'_U$ consist of $A^{1'}_U$ , $A^{2'}_U$ and $A^{3'}_U$ is illegal since there is no |    |
|     | routing space for nets $N_3$ and $N_7$ while dropping vias over bumps.                           |    |
|     | However, (2) shows that $A'_U$ is a legal solution by staggering and                             |    |
|     | compacting vias based on DRC rules   | 17 |
| 3.6 | Comparison between bump projection method in [1] and that in this                                |    |
|     | thesis. In $(1)$ , bumps can project in only one direction; therefore it                         |    |
|     | might cause more overlaps. Hence, a bi-direction projection method                               |    |
|     | is developed to reduce net crossing as shown in (2). $\ldots$ $\ldots$ $\ldots$                  | 19 |
| 3.7 | List of bump pin track. Since the connection between bump pads and                               |    |
|     | pins should be completed in single layer, the pin order can be derived                           |    |
|     | as demonstrated. A new pin is located on either top or down of the                               |    |
|     | original pin sequence. Thus, some particular patterns, for example,                              |    |
|     | $S_{U_C} = p_2 p_3 p_1$ , will never be generated.   | 20 |
| 3.8 | An example for RDL routing. Given I/O pads and bump pads which                                   |    |
|     | are assigned, we first intuitively consider I/O pads as a pin track $S_O$ .                      |    |
|     | Then, we calculate the cost of each candidate for $S_{U_C}$ . Finally, we                        |    |
|     | choose the pattern with minimum cost and perform classical channel                               |    |
|     | routing algorithm  | 20 |
| 4.1 | A solution of bump assignment with single-layer substrate routing                                |    |
|     | simulation that generates by the reformation of B-Escape algorithm                               |    |
|     | [2] in up-down mode. Green paths are the escape routing result of                                |    |
|     | ball; fly-lines colored in blue indicate the assignment between bumps                            |    |
|     | and balls.   | 22 |
| 4.2 | Based on our bump assignment, we can achieve 100% routability in                                 |    |
|     | RDL routing by [1] in case1  | 24 |
|     |  |    |

ix

### Chapter 1

### Introduction



Figure 1.1: The cross section of flip-chip. In this work, the problem structure is from I/O pads through bump pads to solder balls.

Bump assignment plays an important role in chip and package designs. As illustrated in Fig. 1.1, flip-chip design consists of three domains: chip, package and board. In current industrial design flow, the designers first generate corresponding bump assignment based on experience according to the I/O sequence and the ball map given by customer, then perform RDL routing and substrate routing respectively. In addition, the assignment is composed of repeating pattern which satisfies power constraint but disregards routing information. It might consequently results in serious net congested problem on chip or package. Once the designers cannot find a legal routing solution, they have to reassign bumps then create chip and package layout all over again. Normally, this back and forth procedure has to be executed for many times, thus slowing down time to market and reducing the profits.

#### 1.1 Previous Works

To improve the layout performance or to speed up design cycle, several previous works proposed cross-domain co-design methodology in various aspects such as placement [4, 5], routing [6, 8, 9], assignment [10, 11, 12] and design flow [13, 14]. For chip-package co-design problem, [4] proposed a multi-step algorithm based upon integer linear programming to find an I/O placement solution satisfying all design constraints. [5] addressed a block and I/O buffer placement method that optimizes wire length and signal skew. Some researches [6, 8] developed RDL routers for area-I/O to achieve better performance. [9] fast generated an estimation of wire planning in package and board for chip and board designs awareness. Since bump and finger are the interface between chip and package, [10, 11, 12] focused on the pin assignment for increasing routability. Furthermore, the main reason that causes the bottleneck of co-design problem is the iteration of design process. Therefore, [13] provided a board-driven  $\Lambda$ -shaped co-design flow with true bi-directional information interactions and [14] offered a concurrent design flow to avoid much longer turn-around time.

However, the aforementioned previous works did not emphasize on substrate routing. Instead of physically connecting bumps and balls, some of them judge routability by fly-line or probabilistic prediction. Although the assignment proposed by [10] considers routability on package, it is suitable only for wire-bonding package. [13] proposed a two-pass flow to optimize pin assignment and pin routing simultaneously, yet the placement of I/O is not that flexible due to various design constraints. As a result, they might still meet design difficulties.

### **1.2 Our Contributions**

In this thesis, we propose a fast heuristic in chip-package co-design in order to automatically obtain a bump assignment which introduces 100% routability both in RDL routing and substrate routing in our industrial case. Our approach also provides a practical RDL layout and a routing order that guides designers to easily finish net connection on package. Moreover, it can be used as a routing simulator as well. Since the results reflect the quality of initial I/O pin sequence and ball map, improper mapping can be fixed in the early stage for reducing design period and manual effort.

### **1.3** Thesis Organization

The remainder of this thesis is organized as follows. Chapter 2 introduces the framework of chip-package co-design problem. Chapter 3 discusses the proposed co-design flow then dilates on each stage. Chapter 4 reports our experimental results on one real industrial case. Finally, we conclude this thesis in Chapter 5.

### Chapter 2

### **Problem Formulation**



Figure 2.1: Top view of chip and package. The whole model is partitioned into four portions: west, north, east and south. First, the I/O pads are divided into four groups by locality. Then, the solder balls are distinguished according to the groups of their corresponding I/O pads. Finally, the bump pads are sliced into four sectors by cutting curves derived from two diagonals of chip.

Our chip-package co-design problem is to find a solution of bump assignment such that both RDL and substrate routing can meet the requirements without repeating the entire process over and over again. More specifically, we are given physical locations of peripheral I/O pads O, bump pads U, and solder balls B as illustrated in Fig. 2.1. Each I/O and ball are assigned to a specific net. The map-

ping between them is denoted by  $M_{OB}$ . Our goal is to appropriately assign bumps for the purpose of 100% routability in RDL routing and substrate routing under the corresponding I/O-bump mapping  $M_{OU}$  and bump-ball mapping  $M_{UB}$ . Note that the mapping derived from  $M_{OU}$  and  $M_{UB}$  should be exactly the same as  $M_{OB}$ . Furthermore, since we use [1] which guarantees 100% routability to complete RDL routing, our objective in chip domain is to minimize the number of routing tracks instead.

#### Input:

- i) Chip domain:
  - Physical locations of each I/O pad  $O_i$  and each bump pad  $U_i$  on chip.

1896

- Peripheral I/O pin sequence is given by designer.
- Routable region: top two layers in this research.
- ii) Package domain:
  - Physical locations of each bump pad  $U_i$  and each solder ball  $B_i$  on package.
  - Solder ball map is given by designer.
  - Routable region: single layer in this research.
- iii) Design rules such as wire width, spacing constrain, size of  $O_i$ ,  $U_i$ ,  $B_i$ , and via.

#### *Output:*

- i) A solution of bump assignment.
- ii) Practical RDL routing result in pseudo single-layer [1].
- iii) An illustration of planar substrate routing.

#### Objectives:

- i) Chip domain: minimize the routing area borrowed from another existing metal layer (minimize number of tracks in channel routing) [1].
- ii) Package domain: 100% routability.

In our implementation, the whole model is divided into four portions as shown in Fig. 2.1: west, north, east, and south by the following instructions. We first group I/O pads according to locality then distinguish their corresponding solder balls. The bump pads are partitioned by two diagonals of the chip and so does the routing area of RDL. Once solder balls and bump pads are sliced, four routing regions of package are generated. Here we transform coordinates into west coordinate system and consider west model only.



### Chapter 3

## Bump Assignment and Package Planning

In this chapter, we first compare between traditional co-design flow and the proposed co-design flow in Section 3.1, then particularly describe each stage of our methodology in Section 3.2-3.5. Since planar routing is still required even though multiple routing layers are available for substrate routing due to signal integrity and manufacturability as mentioned in [3], the substrate routing problem can be transformed into escape routing problem. Therefore, we reform B-Escape routing algorithm proposed by [2] with net grouping technique (Section 3.2) to solve substrate routing (Section 3.3). Based on the escape routing order of ball and the I/O pin sequence, a solution of bump assignment can be generated (Section 3.4). Finally, we complete RDL routing by applying the work in [1] (Section 3.5). All the notations is summarized in Table 3.1.

#### 3.1 Design Flow

As shown in Fig. 3.1, the chip-package co-design problem consists of three major domains interacting with each other: bump assignment, RDL routing, and substrate routing. It is almost impossible to set compromising bump assignment between chip and package without any routing information. Therefore, designers first roughly

|  | Symbol              |   | Description   |  |
|--|---------------------|---|---|--|
|  | $O = \{O_1, O_2,\}$ |   | Peripheral I/O sequence $O$ consists of each I/O pad              |  |
|  | $U = \{U_1, U_2,\}$ |   | Bump matrix $U$ consists of each bump pad $U_i$                   |  |
|  | B =                 | $\{B_1, B_2,\}$   | Ball map $B$ consists of each solder ball $B_i$                   |  |
|  | $A_U^i = $          | $\{A^i_{U_1}, A^i_{U_2}, \ldots\}$                              | An assignment set for $U^i$ that can match $S^i_{U_P}$            |  |
| Sy   | /mbol               |   | Description   |  |
| 1  | $M_{OU}$            |   | I/O-bump mapping  |  |
| Ì  | $M_{UB}$            |   | Bump-ball mapping   |  |
| 1  | $M_{OB}$            |   | I/O-ball mapping  |  |
|  | $N_i$               |   | $O_i, U_i$ , and $B_i$ are connected by net $N_i$                 |  |
| $G_i$  |                     |   | $G_i$ is the group of net $N_i$                                   |  |
| $p_i$  |                     |   | $p_i$ is a pin connecting with $O_i$ , $U_i$ , or $B_i$           |  |
|  | $U^i$               | L   | $J^i$ is a bump row consisting of bumps in row $i$                |  |
|  | $S_O$               | I/  | O sequence can be regarded as a pin track $S_O$                   |  |
|  | $S_{U_C}$           | Bump pin track $S_{U_C}$ is a projection of bump matrix on chip |   |  |
|  | $S_{U_P}$           | Bump pin  | track $S_{U_P}$ is a projection of bump matrix on package         |  |
|  | $S_B$               |   | $S_B$ is the escape pin order of ball                             |  |
|  | $S_O^i$             | A subsequenc  | ce of $S_O$ consists of those I/O pads which correspond to $U^i$  |  |
| $S_{U_C}^i$  |                     |   | The projection of $U^i$ on chip                                   |  |
| $S_{U_{R}}^{i}$ The projection of $U^{i}$ on package |                     | The projection of $U^i$ on package                              |   |  |
| $S_B^i$ A subset                                     |                     | A subsequence   | ce of $S_B$ consists of those ball pins which correspond to $U^i$ |  |
| $C_j^i$  |                     |   | The cost of each candidate $A^i_{U_j}$                            |  |

Table 3.1: Symbol Table

assign bumps based on experience and specific patterns. Then they will iteratively revise it depending on the routing results in the traditional design flow (as shown in Fig. 3.1(1)). In contrast, we propose a straightforward co-design flow to solve this problem by adjusting design order to be substrate routing, then bump assignment, and finally RDL routing, shown in Fig. 3.1(2).

Since the quality of an assignment is judged by routing results, we first detail our routing algorithm. For chip, we adopt [1] to solve congested RDL connection because of 100% routability and easy implementation. As shown in Fig. 3.2(1), it is intuitive to regard I/O pads as a pin track  $S_O$ . Additionally, a row-based projection is performed on bump matrix to build a virtual track  $S_{U_C}$ . Then we can apply classical channel routing algorithm for pin connection. Note that  $S_O$  does not have to be identical with  $S_{U_C}$  due to two routing layers.



Figure 3.1: The comparison between traditional flow and proposed flow. Both are consisted of three major domains marked with colors: bump assignment, RDL routing, and substrate routing. Traditional flow costs more human resource and time because of the iteration. Proposed flow automatically solves the problem in a short time.

For package, the routing area is decomposed into two parts: bump area and ball area. As shown in Fig. 3.2(2),  $S_{U_P}$  is obtained by the aforementioned projection and will be similar to  $S_{U_C}$ . According to [3], substrate routing should be planar although there are multiple available layers. Therefore, the concept of escape routing which is usually performed on PCB board can be imported. Here we choose [2] to form  $S_B$  which must be exactly the same as  $S_{U_P}$  due to planar routing.

In conclusion, the ideal situation that concurrently achieves our two objectives mentioned in Chapter 2 occurs when  $S_O \simeq S_{U_C} \simeq S_{U_P} = S_B$ . For this purpose, we first **divide nets into groups**, which represents global assignment structure, depending on the given  $S_O$  and the above projection method.  $S_B$  will resemble  $S_O$ as much as possible by adding this information to the cost function of **B-Escape algorithm** [2]. In the end, we can determine the **detailed bump assignment** according to  $S_O$  and  $S_B$ , then **generate RDL routing solution**. The following



Figure 3.2: Four sequences,  $S_O$ ,  $S_{U_C}$ ,  $S_{U_P}$  and  $S_B$ , are built to specify chip-package co-design problem.  $S_O$  is the given I/O pin sequence.  $S_{U_C}$  and  $S_{U_P}$  are two virtual pin tracks constructed by performing a row-based projection technique on bump matrix on chip and package respectively.  $S_B$  symbolizes the escape pin ordering from ball matrix. In addition,  $S_O \simeq S_{U_C}$  because we use channel routing algorithm to solve RDL routing and  $S_{U_P}$  must be exactly the same as  $S_B$  due to the constraint of single-layer routing on package. Furthermore, to simultaneously achieve the two objectives mentioned in Chapter 2, we first group nets row by row in top-down order with notation  $G_1$ ,  $G_2$ ,  $G_3$  and so on, then add this constraint into B-Escape routing algorithm [2].

sections discuss the algorithm of each step.

#### 3.2 Net Grouping

To simultaneously achieve high routability in both RDL routing and substrate routing, the escape routing order of ball should be similar to the given I/O pin sequence  $(S_B \simeq S_O)$  as discussed in last section. Since the original B-Escape routing algorithm [2] considers only routability, we introduce the I/O information into it by net grouping technique.

Fig. 3.2 demonstrates the way how a bump pin track  $S_{U_C}$  or  $S_{U_P}$  is constructed on chip or package. Since the bump pin track is generated by the row-based projection method, we group bumps row by row in top-down order with notation  $G_1, G_2, G_3$  and so on. To reduce routing tracks in RDL,  $S_{U_C}$  should be quite similar to the given  $S_0$ . Consequently, each group is expected to be assigned with the corresponding nets. As shown in Fig. 3.2(1), group  $G_1$  includes net  $N_1, N_2$ , and  $N_3$ , group  $G_2$  includes  $N_4$ , and group  $G_3$  includes  $N_5$  and  $N_6$ .

Net grouping symbolizes the idea of global bump assignment. If all the four pin tracks  $S_O$ ,  $S_{U_C}$ ,  $S_{U_P}$  and  $S_B$  are organized in the same group order, the routing result is optimal. Furthermore, net grouping merely reveals the distribution, it does not specify the detailed assignment to each bump in row. In other words,  $S_{U_C}$  and  $S_{U_P}$  are uncertainly equal to each other in spite of the same group order. This can be seen in the following example: in Fig. 3.2(1),  $S_{U_C} = (p_3 p_1 p_2)(p_4)(p_6 p_5) = G_1 G_2 G_3$ ; in Fig. 3.2(2),  $S_{U_P} = (p_1 p_2 p_3)(p_4)(p_5 p_6) = G_1 G_2 G_3$ . In summary, net grouping offers not only a standard but flexible rules for bump assignment.

#### 3.3 Substrate Routing

As mentioned previously, we separate the routing area of bumps and balls on package. In this section, we focus on ball area since we use coherent routing method for bumps on chip and package which will be discussed in Section 3.5. Considering signal integrity and manufacturability, substrate routing should be completed in single layer as described in [3]. For this reason, the connection from balls to  $S_B$ can be mapped into *single-component escape routing problem* even though it acts on PCB board. The entire ball area split into four *components*. Each of them has an individual *escape boundary*, that is,  $S_B$ . In the next few paragraphs, we will describe how to solve this problem by modifying cost function in B-Escape routing algorithm [2] with net grouping.

#### Julie

Algorithm 1 shows our reformation of B-Escape routing algorithm [2]. The overall process comprises three steps as original: *Step*1 is to calculate routing cost of each net (Line 2-Line 6); *Step*2 is to sort net costs(Line 7-Line 14); *Step*3 is to route the first net or backtrack(Line 15-Line 21). However, the routing cost is changed into 3-element vector ( $\alpha$ ,  $\beta$ ,  $\gamma$ ). For this reason, the details of the three steps differ from [2] and will be individually specified in the next three paragraphs.

Here  $\alpha$  and  $\beta$  follow the definition in [2] which respectively stands for the number of unroutable balls and the number of blocked balls caused by current routing net. These two elements dominate the routability (*Objective* ii in Chapter 2). To optimize RDL routing (*Objective* i in Chapter 2),  $S_O$  and  $S_{U_C}$  should be alike. According to the relationship among the four sequences described in Section  $3.1, S_O \simeq S_{U_C} \simeq S_{U_P} = S_B$  is derived. Hence we define the third element  $\gamma$  as the group of net. By following the group order during escape routing, the escape order  $S_B$  will be similar to the given I/O pin sequence  $S_O$ .

Net cost ordering depends on routing modes clarified in [2]. In upward mode,

| Alg | gorithm I Reformation of B-Escape routing algorithm            |
|-----|--|
| 1:  | for each of the six routing mode <b>do</b>                     |
| 2:  | for each unrouted net $N_i$ do                                 |
| 3:  | route net $N_i$ from ball $B_i$ to escape boundary $S_B$       |
| 4:  | calculate the cost vector for net $N_i$                        |
| 5:  | clear the route generated for net $N_i$                        |
| 6:  | end for  |
| 7:  | if upward mode then  |
| 8:  | sort all net costs by group in non-decreasing order            |
| 9:  | else   |
| 10: | sort all net costs by group in non-increasing order            |
| 11: | end if   |
| 12: | for each group do  |
| 13: | sort net costs by $\alpha$ and $\beta$ in non-decreasing order |
| 14: | end for  |
| 15: | choose the first net $N_j$                                     |
| 16: | if net $N_j$ traps other nets <b>then</b>                      |
| 17: | backtrack and reorder  |
| 18: | else   |
| 19: | route net $N_j$ from ball $B_j$ to escape boundary $S_B$       |
| 20: | remove net $N_j$ from net cost order                           |
| 21: | end if   |
| 22: | until all nets are routed or exceed the backtrack limit        |
| 23: | store the solution for this routing mode                       |
| 24: | end for  |
| 25: | output the solution with the best routability                  |
|     |  |

a pin first goes straight up to the boundary then follows the boundary clockwise until it reaches  $S_B$ . All unrouted pins will be located lower than the current pin on  $S_B$ . Consequently, the net clustered in top group should be routed earlier. Thus, the net costs are arranged as  $\{G_1, G_2, G_3, ...\}$ . During *downward* mode, it is in reverse order  $\{..., G_3, G_2, G_1\}$ . Moreover, cost ordering inside each group is in non-decreasing order based on  $\alpha$  and  $\beta$ .

Since the costs are organized by net group in the reformation, there are two situations: (a) the chosen net  $N_i$  and the next candidate net  $N_j$  are in the same group  $(G_i = G_j)$ ; (b)  $N_i$  and  $N_j$  are in different groups  $(G_i \neq G_j)$ . Once all unrouted balls are trapped by each other  $(\forall \alpha_i \neq 0)$ , it meets a *reordering point* and has to



Figure 3.3: Due to net grouping, there are two situations when reaching a reordering point of the reformation of B-Escape algorithm [2]: the chosen net  $N_i$  and the next candidate net  $N_j$  are in the same group as shown in (1) or not as shown in (2). The net cross caused by routing order exchange inside group could be solved by using different projection patterns of the bump row on chip and package. However, the net cross produced by routing order exchange between groups would never be solved since the projection method is row-based. Therefore, situation (1) has higher priority when backtracking.

backtrack to route  $N_j$  first instead of  $N_i$  as described in [2]. Situation (a): as shown in Fig. 3.3(1), the exchange of routing order inside group does not influence the result of bump assignment. Therefore, it will not cause extra net crosses. Situation (b): the exchange of routing order between groups leads to the exchange of assignment between bump rows as shown in Fig. 3.3(2). As a result, net crosses are produced in RDL routing. Thus, situation (a) has higher priority when *backtracking*. According to aforementioned instructions, we can finally acquire an escape routing solution of balls whose  $S_B$  is the most similar to  $S_O$  with 100% routability.

#### **3.4 Bump Assignment**

Here we present three steps to determine an optimal solution of bump assignment by  $S_O$  and  $S_B$ . First, owing to single layer routing on package,  $S_{U_P}$  must be identical to  $S_B$ . For each bump row  $U^i$ , there is an assignment set  $A^i_U$  that can match the corresponding segment  $S^i_{U_P}$  by performing the projection method, detailed in the next section. Then, we derive the candidates for  $S^i_{U_C}$  from  $A^i_U$  in the same way. In addition, cost  $C^i_j$  is defined as the differences between candidate  $S^i_{U_{C_j}}$  and  $S^i_O$ . Finally, we combine every  $A^i_U$  with minimum cost and verify it with design rules.

Fig. 3.4 demonstrates an example to clarify the process. As shown in Fig. 3.4(1), there are eight possible assignments  $A_{U_1}^1 - A_{U_8}^1$  for bump row  $U^1$  to form  $S_{U_P}^1 = p_3 p_1 p_2 p_4$ . Fig. 3.4(2) illustrates the candidate  $S_{U_{C_1}}^1$  projected from  $A_{U_1}^1$ . Comparing each  $S_{U_{C_j}}^1$  and  $S_O^1$ , the cost  $C_j^1$  is the difference between the length of  $S_O^1$  and the length of the longest common sequence (LCS) of them. Note that the LCS represents the similarity. The assignment which has lowest cost is denoted by  $A_U^{1'}$ . Repeat all steps above until all  $A_U^{i'}$  are found.

In this work, we verify the sufficiency of routing resource for the solution composed of  $A_U^{i'}$  instead of physically routing bumps to  $S_{U_P}$ . On chip, the number of tracks between two adjacent bump rows is large than the number of bumps in a row. On package, it is completely the opposite. To improve routability, designers will relocate bump vias by connecting short wires from bumps in previous layer rather than dropping vias over bumps. This method is quite similar to the *flexible via-staggering technique* proposed in [3]. For example, given  $S_{U_P} = p_1 p_2 ... p_7$  and  $A'_U = \{A_U^{1'}, A_U^{2'}, A_U^{3'}\}$  as shown in Fig. 3.5(1). If the vias are located right on the bumps, nets  $N_3$  and  $N_7$  will cause violation. It can be seen in Fig. 3.5(2) that  $A'_U$ is a legal solution by staggering and compacting vias based on DRC rules.



(1)  $S_{U_P}$  is the same as  $S_B$  due to single-layer substrate routing. For bump row  $U^1$ , there is an assignment set  $A_U^1$  consisting of each candidate  $A_{U_i}^1$  that produces corresponding projection  $S_{U_P}^1$ .



(2) First, draw the corresponding subsequence  $S_0^1$  which is composed of net pins identical with that assigned to  $U^1$ . For each candidate  $A_{U_j}^1$ , perform the projection method with target  $S_O^1$  to make the result  $S_{U_{C_j}}^1$  as similar to  $S_O^1$  as possible. Then, calculate the cost  $C_j^1$ which is defined as the difference between the length of  $S_O^1$  and the length of the longest common sequence (LCS) of  $S_{U_{C_j}}^1$  and  $S_O^1$ .

Figure 3.4: An example that demonstrates the process of bump assignment. First we derive all possible solutions of bump assignment based on ball escape routing result as shown in (1), then choose the candidate which projects the most similar bump pin sequence to I/O pin sequence as shown in (2).



Figure 3.5: Comparison between grid via and stagger via. As shown in (1), an assignment  $A'_U$  consist of  $A^{1'}_U$ ,  $A^{2'}_U$  and  $A^{3'}_U$  is illegal since there is no routing space for nets  $N_3$  and  $N_7$  while dropping vias over bumps. However, (2) shows that  $A'_U$  is a legal solution by staggering and compacting vias based on DRC rules.

The formulas (3.1) and (3.2) are specified below:

$$F_a(n) = \begin{cases} \frac{max(d_w, d_{vw})}{2} + R & , n = 0\\ nW_w + (n-1)d_w + d_{vw} + R & , n \ge 1 \end{cases}$$
(3.1)

$$F_b(n) = \begin{cases} \sqrt{(2R+d_v)^2 - (\frac{D}{2})^2} & , n = 0\\ \sqrt{(2R+2d_{vw} + nW_w + (n-1)d_w)^2 - (\frac{D}{2})^2} & , n \ge 1 \end{cases}$$
(3.2)

Notations:

- n: the number of wires.
- D: the distance between two adjacent bump vias.
- R: the radius of a bump via.
- $d_v$ : the minimum spacing between two adjacent vias.
- $d_w$ : the minimum spacing between two adjacent wires.
- $d_{vw}$ : the minimum spacing between a via and a wire.
- $W_w$ : the minimum wire width in bump area of package.

Here we stagger and compact bump vias row by row from top to down. There are two cases: a via row is located between routing boundary and another via row; a via row is located between two via rows. Formula (3.1) is applied to the former and formula (3.2) is applied to the latter. It is evident to obtain the two formulas according to Pythagorean theorem. Note that the new location of a via can not be higher than the original location, or the two adjacent via rows will overlap. After the lowest row is compacted, the legality of an assignment  $A'_U$  can be judged on whether the lowest row is located inside the routing region.

However, it is no guarantee of the existence of legal solution. Once  $A'_U$  fails, we will analyse the bottleneck and update  $A_U^{i'}$  around it. If all combinations of  $A'_U$ can not meet the requirement, it concludes that the routing constraint is extremely tight. Thus, the only way to solve this problem is to stagger vias in manual or modify the given I/O pin sequence or ball map.

### 3.5 RDL Routing



After bump assignment, the methodology proposed in [1] is applied to solve RDL routing in pseudo single-layer. The problem is transformed into classical channel routing problem by considering I/O pads as a pin track  $S_O$  and projecting bump matrix to a virtual track  $S_{U_C}$ . As shown in Fig. 3.6(1), the projection in [1] is executed in only one direction (downward). The inflexibility of bump pin order will cause extra overlaps. Hence, we refine it by offering two projective directions (upward and downward) as shown in Fig. 3.6(2). Please notes that both techniques are row-based.

Fig. 3.7 lists all patterns of bump pin order generated by our projection method. Due to the non-detour routing in single-layer, some particular patterns, for example,  $S_{U_C} = p_2 p_3 p_1$ , are uncovered. The cost of each pattern is equal to the



(2) Proposed projection method

Figure 3.6: Comparison between bump projection method in [1] and that in this thesis. In (1), bumps can project in only one direction; therefore it might cause more overlaps. Hence, a bi-direction projection method is developed to reduce net crossing as shown in (2).

crossing as shown in (2). difference between bump pin order and the corresponding I/O subsequence. It is similar to the definition of  $C_j^i$  described in Section 3.4. With the minimum cost pattern, the usage of tracks will be reduced in RDL routing. The whole procedure is displayed in Fig. 3.8.



Figure 3.7: List of bump pin track. Since the connection between bump pads and pins should be completed in single layer, the pin order can be derived as demonstrated. A new pin is located on either top or down of the original pin sequence. Thus, some particular patterns, for example,  $S_{U_c} = p_2 p_3 p_1$ , will never be generated.



Figure 3.8: An example for RDL routing. Given I/O pads and bump pads which are assigned, we first intuitively consider I/O pads as a pin track  $S_O$ . Then, we calculate the cost of each candidate for  $S_{U_C}$ . Finally, we choose the pattern with minimum cost and perform classical channel routing algorithm.

# Chapter 4 Experimental results

The proposed algorithms are performed on a real and large-scale industrial case. This case contains chip domain and package domain. As shown in Fig. 4.1 and Fig. 4.2, the distributions of I/Os, bumps, and balls in south and east regions are uniform; in west region, balls are distributed uniformly but bumps and I/Os are distributed in corner; in north region, all I/Os, bumps, and balls are distributed in corner.<sup>1</sup> In this chapter, we first detail the execution flow, then compare the results of substrate routing, bump assignment and RDL routing with that of traditional co-design flow.

#### 4.1 Co-Design Flow

The whole methodology can be divided into three parts: (a) substrate routing in Section 3.2-3.3, (b) bump assignment in Section 3.4 and (c) RDL routing in Section 3.5. (a) and (b) are implemented in C++; (c) is implemented in tool command language Tcl. First, the data are fetched from the chip design in Encounter Digital Implementation (EDI) and the package design in Cadence Allegro. Then, a substrate routing order considering RDL routability with the corresponding simulation

<sup>&</sup>lt;sup>1</sup>The combination of various types of distribution in different design domain increases the routing difficulty. For example, in west region, EDI router can only complete less than half of nets in RDL routing.

of single-layer substrate routing is generated by (a). After bump assignment, (c) connects I/O and bumps in pseudo single-layer and dumps scripts of commands in few minutes. Finally, the physical RDL layout will be obtained by sourcing these scripts in EDI.



#### 4.2 Substrate Routability

Figure 4.1: A solution of bump assignment with single-layer substrate routing simulation that generates by the reformation of B-Escape algorithm [2] in up-down mode. Green paths are the escape routing result of ball; fly-lines colored in blue indicate the assignment between bumps and balls.

Fig. 4.1 shows our results of bump assignment and substrate routing in a real industrial case with 507 signal nets (case1). Since we perform the reformation of B-Escape routing algorithm [2] on uniform grid, the routing paths produce 90 degree

corner and cost more routing resource than 45 degree router. Therefore, it can be treated as the lower bound of routing performance. By following the escape order, designers can easily complete the physical substrate routing with 100% routability in Cadence Allegro. Although Allegro offers automatic router for package, designers still connect each bump and ball in manual because of the poor routability (40%-50%) and redundant detours.

#### 4.3 Bump Assignment

| Method      | Substrate routing              |       |               |  |
|-------------|--------------------------------|-------|---------------|--|
|             | # routed nets                  | Rout. | Time          |  |
| Ours        | $507/507$ in $2^{nd}$ layer    | 100%  | 909.52 (sec.) |  |
| Traditional | $449/507$ in $2^{nd}$ layer    | 100%  | a few days    |  |
|             | $58/507$ in $3^{rd}$ layer     |       |               |  |
| Method      | RDL routi                      | ng    |               |  |
|             | # routed nets                  | Rout. | Time          |  |
| Ours        | 507/507 in pseudo single-layer | 100%  | < 1  minute   |  |
| Traditional | 507/507 in two layers          | 100%  | > 2 weeks     |  |

Table 4.1: The comparison of chip-package co-design flow in case1.

As shown in Table 4.1, the substrate routing results reflect the quality of assignment method. By using the technique of via staggering mentioned in Section 3.4 during bump assignment, our co-design flow can achieve planar substrate routing. In contrast, designers assign bumps based on experience and iteratively revise the solution in traditional flow. Therefore, it requires more routing resource and more time to finish all connections.

#### 4.4 RDL Routability

Fig. 4.2 shows the result of RDL routing by obtained [1] under our bump assignment. We first dump the assignment in script of command then source it in EDI to assign bumps. Because the assignment generated is based on I/O sequence, the



Figure 4.2: Based on our bump assignment, we can achieve 100% routability in RDL routing by [1] in case1.

routing area borrowed from another existing layer is quite equal to that of manual. Both flow produce 100% routability RDL routing, but our flow is much faster than the traditional co-design flow.

# Chapter 5 Conclusions

In this thesis, we propose a straightforward chip-package co-design flow with routability-driven bump assignment based on [1] and [2]. By considering I/O pin sequence as a target order for ball escape routing, a compromise of bump assignment between chip and package can be generated. This technique offers information interactions to avoid the iterative revise in traditional design flow. The experimental results have shown that our approach achieves 100% routability in both RDL routing and substrate routing. In addition, since the whole process is automatic, it is much faster than the traditional design flow.

### Bibliography

- H. W. Hsu, M. L. Chen, H. M. Chen, H. C. Li, and S. H. Chen, "On effective flip-chip routing via pseudo single redistribution layer," in *Proc. of Design*, *Automation and Test in Europe Conference and Exhibition*, pp. 1597–1602, 2012.
- [2] L. Luo, T. Yan, Q. Ma, M. D. F. Wong, and T. Shibuya, "B-escape: a simultaneous escape routing algorithm based on boundary routing," in *Proc.* of International Symposium on Physical Design, pp. 19-25, 2010.
- [3] S. Liu, G. Chen, T. T. Jing, L. He, T. Zhang, R. Dutta, and X. L. Hong, "Substrate topological routing for high-density packages," in *IEEE Trans.*  on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 2, pp. 207-216, Feb. 2009.
- [4] J. Xiong, Y. C. Wong, E. Sarto, and L. He, "Constraint driven I/O planning and placement for chip-package co-design," in *Proc. of Asia and South Pacific Design Automation Conference*, pp. 207-212, 2006.
- [5] M. F. Lai and H. M. Chen, "An implementation of performance-driven block and I/O placement for chip-package codesign," in *Proc. of International Symposium on Quality Electronic Design*, pp. 604-607, 2008.
- [6] K. S. Lin, H. W. Hsu, R. J. Lee, and H. M. Chen, "Area-I/O RDL routing for chip-package codesign considering regional assignment," in *Proc. of IEEE*

Electrical Design of Advanced Packaging and Systems Symposium, pp. 1-4, 2010.

- [7] J. W. Fang and Y. W. Chang, "Area-I/O flip-chip routing for chip-package co-design," in Proc. of IEEE/ACM International Conference on Computer-Aided Design, pp. 518-522, 2008.
- [8] J. W. Fang and Y. W. Chang, "Area-I/O flip-chip routing for chip-package co-design considering signal skews," in *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 29, no. 5, pp. 711-721, 2010.
- [9] R. J. Lee, H. W. Hsu, and H. M. Chen, "Board- and chip-aware package wire planning," in *IEEE Trans. on Very Large Scale Integration Systems*, Sept. 2012.
- [10] C. H. Lu, H. M. Chen, C. N. J. Liu, and W. Y. Shih, "Package routabilityand IR-drop-aware finger/pad assignment in chip-package co-design" in *Proc.* of Design, Automation and Test in Europe Conference and Exhibition, pp. 845-850, 2009.
- [11] H. Han, W. Yin, W. Wang, and Z. Pang, "Auto-assign method for large scale flip-chip package design," in *Proc. of IEEE International Conference* on ASIC (ASICON), pp. 929-932, 2011.
- [12] T. Meister, J. Lienig, and G. Thomke, "Interface optimization for improved routability in chip-package-board co-design," in *Proc. of International Work*shop on System Level Interconnect Prediction, pp. 1-8, 2011.
- [13] H. C. Lee and Y. W. Chang, "A chip-package-board co-design methodology," in Proc. of ACM/IEEE Design Automation Conference, pp. 1082-1087, 2012.

[14] R. J. Lee and H. M. Chen, "A study of row-based area-array I/O design planning in concurrent chip-package design flow," in *Proc. of ACM Trans.* on Design Automation of Electronic Systems, vol. 18, no. 2, pp. 1-19, 2013.

