Innovative Voltage Driving Pixel Circuit Using Organic Thin-Film Transistor for AMOLEDs

Po-Tsun Liu, Senior Member, IEEE, and Li-Wei Chu

Abstract—In this work, we propose a novel active-matrix organic light-emitting diode displays (AMOLED) pixel circuit based on organic thin-film transistor (OTFT) architecture, which consisted of four switches, one driving transistor, and a capacitor. The pentacene-based OTFT device possesses a field-effect mobility of 0.1 cm $^2/\mathrm{V}\cdot\mathrm{s}$, a threshold voltage of -1.5 V, subthreshold slope of 1.8 V/decade and an on/off current ratio 10^6 . The resultant voltage-driving pixel circuit, named "Complementary Voltage-Induced Coupling Driving" (CVICD), is different from the current-driving scheme and can appropriately operate at low gray level for the low-mobility OTFT circuitry. The current non-uniformity less than 2.9% is achieved for data voltage ranging from 1 to 17 V by SPICE simulation work. In addition, the new external driving method can effectively reduce the complexity of OLED pixel circuitry.

Index Terms—Active-matrix organic light-emitting diode displays (AMOLEDs), organic thin-film transistor (OTFT), SPICE simulation.

I. INTRODUCTION

RGANIC thin-film transistors (OTFTs) have attracted much attentions and been widely studied because they have many potential applications, such as liquid crystal display panels, sensors, postage stamps, RFID, and flexible electronics [1]-[3]. Most research reports related to the performance of OTFTs have focused on the field-effect mobility, low operating voltage, low subthreshold swing, and a threshold voltage close to 0 V [4]-[7]. Among many disclosed organic semiconductor materials, the pentacene-based OTFT has attracted lots of interest to be used for active-matrix organic light-emitting diode displays (AMOLEDs) [8]-[10]. However, it also has been reported that the OTFT device is subjected to environmental and bias stress instability [11], [12]. The threshold voltage variations of the OTFT device originated from manufacture processes and electrical bias operation are critical issues for the image quality of AMOLED panels over the operation time. Besides, the OTFT devices fabricated in low-temperature processes generally exhibits a low mobility less than $0.5 \text{ cm}^2/\text{V} \cdot \text{s}$, thus leading to the limit in the design of pixel circuitry [13],

Manuscript received May 06, 2008; revised July 20, 2008. Current version published March 11, 2009. This work was supported by the National Science Council (NSC) under Contract NSC 96-2221-E-009-130-MY3 and Contract NSC 96-2218-E-009-009, and in part by MOE ATU Program and MOEA Technology Development for Academia Project 96-EC-17-A-07-S1-046.

P.-T. Liu is with the Department of Photonics & Display Institute, National Chiao Tung University, Hsinchu 30010, Taiwan (e-mail: ptliu@mail.nctu.edu. tw).

L.-W. Chu is with the Department of Photonics & Institute of Electro-Optical Engineering, National Chiao Tung University, Hsinchu 30010, Taiwan (e-mail: b9131124@msn.com).

Color versions of one or more of the figures are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/JDT.2008.2005071




Fig. 1. Cross-sectional diagram of the proposed pentacene-based OTFT device with top contacts and bottom gate structure.

[14]. The development of compensation circuits suitable for the low-mobility OTFT architecture is, thereby, important to gain a proper electrical operation scheme and maintain a constant driving current for the AMOLED applications. Nevertheless, few appropriate pixel circuits have been presented for the OTFT-driving OLEDs in recent years, and most of proposed circuits employed the current driving schemes. The settling time issues lead the current-driving scheme to set a current ranging from 2 μ A to 8 μ A [15]–[17], which are not realizable values for the AMOLED to define the gray scales. Therefore, we propose a voltage-driving compensation circuit in this study to well solve both issues of low field-effect mobility and threshold voltage variations for the OTFT-driving OLEDs.

II. OTFT FABRICATION PROCESSES AND ELECTRICAL PARAMETER EXTRACTION

Fig. 1 shows the schematic cross section of the pentacene-based OTFT device with top contacts and a bottom gate. The fabrication processes of the pentacene-based OTFT were described subsequently. A layer of 240-nm-thick ${\rm Al_2O_3}$ film was electron-gun deposited on p-type silicon wafers. Then, a 70-nm-thick pentacene layer was thermally evaporated and patterned through a shallow mask at a rate of 0.5 Å/s. It was followed a 100-nm-thick gold (Au) layer was thermally evaporated onto the pentacene film through a shallow mask to form the source and drain electrodes with normal channel width/length $(W/L)=800~\mu{\rm m}/200~\mu{\rm m}$. Finally, 300-nm-thick Al gate electrodes were thermally evaporated on the backside of silicon wafers for the enhancement of gate voltage coupling.

These methods for the extraction of the field-effect mobility, threshold voltage, sun-threshold swing, and the on/off current ratio were characterized, respectively, as described in Section II-A–D.

A. Mobility

The field-effect mobility can be extracted from the transconductance $g_{\rm m}$ in the linear region [18]

$$g_{\rm m} = \left[\frac{\partial I_{\rm D}}{\partial V_{\rm G}}\right]_{V_{\rm D} = {\rm CONSTANT}} = \frac{WC_{\rm OX}}{L}\mu V_{\rm D}$$
 (1)

where $C_{\rm OX}$ is the oxide capacitance per unit area and μ is the field effect mobility.

B. Threshold Voltage

The threshold voltage $(V_{\rm t})$ is related to the operation voltage and the power consumptions of an AMOLED display pixel circuit. We extracted the threshold voltage from (2), the intersection point of the square root of drain current versus gate voltage when the device operated in the saturation mode [18]. For $-V_{\rm D} > -(V_{\rm G} - V_{\rm t})$

$$\sqrt{I_{\rm D}} = \sqrt{\frac{W}{2L}\mu C_{ox}(V_{\rm G} - V_{\rm t})}.$$
 (2)

C. Sub-Threshold Slope

The sub-threshold slope is also one of important electrical characteristics for device application. It is a measure of how rapidly the device switches from the off-state to the on-state. Besides, the sub-threshold swing also represents the interface quality and the defect density[18].

$$S = \left[\frac{\partial V_{\rm G}}{\partial (\log I_{\rm D})}\right]_{V_{\rm D} = {\rm CONSTANT}}$$
, when $|V_{\rm G}| < |V_{\rm t}|$. (3)

D. On/Off Current Ratio

OTFT devices with high on/off current ratio can represent high turn-on current and low off-state current. It determines the gray-level switching of the displays. High on/off current ratio means the TFT device can provide enough turn-on current to drive the pixel and sufficiently low off current to reduce power consumption.

III. MEASUREMENT AND SPICE MODEL OF OTFT

Fig. 2(a) and (b) shows the transfer and output characteristics of the OTFT devices, respectively. The mobility of pentacenebased OTFT device was about 0.1 cm²/V·s, subthreshold slope 1.8 V/decade, threshold voltage -1.5 V and on/off ratio 10^6 . We use Level 62 TFT RPI model to fit the curve for HSPICE simulation. Fig. 3 shows the measured and simulated characteristics of the OTFT devices. These modeling results were employed for further circuit simulation. Comparisons show that the maximum rms error of extracted electrical parameters is less than a 4% of accuracy. Compared with the I_D while $V_G = -20$ V, however, there is a mismatch occurred in the deep saturation region due to the intrinsic limitation of the RPI TFT model. One of reason is that the RPI mobility function fails at the high gate bias conditions [19]. Therefore the mobility function loses the accuracy at the high gate biased condition. The error is increased when the gate bias is increased. In this work, however, it is not matter because we just use the well matched linear region for the switch operation at the high gate bias conditions.

IV. PIXEL CIRCUIT SCHEMATIC AND OPERATION

Fig. 4 depicts a schematic diagram of the proposed pixel circuitry. The inner of the dash square indicates a pixel region with a p-channel driving OTFT device TD, and four switch OTFT




Fig. 2. (a) $I_{\rm D}-V_{\rm G}$ transfer and (b) $I_{\rm D}-V_{\rm D}$ output characteristics of the pentacene-based TFT devices.




Fig. 3. Measured and simulated characteristics of the pentacene-based OTFT devices.

transistors T1, T2, T3, and T4. The switch OTFT transistor T5 is designed to be outside the pixel area. The operation principle can be divided into three periods, including releasing charge, threshold voltage generation and emission. In the first period, SCAN1 and SCAN2 are set to low to turn on the p-channel OTFTs T1, T2, and T3. T4 is in the powered off state and T5 is controlled at on state, respectively. In this period, the data




Fig. 4. Schematic of the proposed pixel circuit and controlling signals. The inner of the dash square indicates a pixel region with a p-channel driving OTFT device TD and four switch OTFT transistors T1, T2, T3, and T4. $V_{\rm DD}$ and $V_{\rm EE}$ were 0 V and -35 V, respectively. ${\rm SW_V_{\rm DD}}$, ${\rm SW_V_{\rm EE}}$, SCAN1, and SCAN2 were ranging between -45 V and 5 V.

voltage (= $V_{\rm data} - V_{\rm ref}$) is applied to node B ($V_{\rm B}$), and node A ($V_{\rm A}$) goes to $V_{\rm EE} + V_{\rm OLED}$. The layout of switch T5 was outside each pixel area and connected separately to each patterned cathode [20]. Therefore, the actual device layout in a pixel region consists of five transistors, especially suitable for the top-emission OLED pixel architecture. Such an arrangement of external driving circuit can decrease the manufacture complexity for each display pixel.

In the $V_{\rm t}$ generation period, SCAN1 is still kept low, T1 and T3 are kept in the turn-on state. SCAN2 goes high to turn T2 off, and T4 and T5 are changed to the on and off state, respectively. The data line is given $V_{\rm DD}-V_{\rm data}$. Because T4 is turned on and the voltage of data line changes, the voltage of node A $(V_{\rm A})$ is suffered feed through [21] in the meanwhile and is boosted to a higher voltage level.

$$V_{\rm A} = V_{\rm EE} + V_{\rm OLED} + (V_{\rm DD} - (V_{\rm data} - V_{\rm ref})) \times \frac{C_{\rm st}}{C_{\rm st} + C_{\rm OTFT}} + ((V_{\rm DD} - V_{\rm data}) - (V_{\rm data} - V_{\rm ref})) \times \frac{C_{\rm OTFT}}{C_{\rm st} + C_{\rm OTFT}}$$

$$(4)$$

where $C_{st} \gg C_{OTFT}$, and C_{OTFT} is the parasitic capacitance of TD. For different input data, the corresponding threshold voltage generation period can be effectively decreased due to the voltage boost effect. It means a high level of data voltage in the first period, for example $V_{\rm DD}=0$ V, $V_{\rm data}=15$ V, and $V_{\rm ref} = 17$ V, then $V_{\rm DD} - (V_{\rm data} - V_{\rm ref}) = 2$ V. The voltage of node A (V_A) has small boost effect. On the other hand, if a low level of data voltage is given, it will produce relatively high boost effect. In this case, $V_{\rm DD}=0~{\rm V}, V_{\rm data}=2~{\rm V},$ and $V_{\rm ref}=17~{
m V}$, then $V_{
m DD}-(V_{
m data}-V_{
m ref})=15~{
m V}$. The driving scheme is referred to as "Complementary Voltage-Induced Coupling Driving" (CVICD). We also designed a single RC series circuit to verify the concept of the proposed CVICD. In this condition, $R = 10 \Omega$, $C = 10 \mu F$ and $Vs = 10 \times u(t)V$, where u(t) is a unit function. It takes 230 μ s and 160 μ s from capacitor voltage 0-9 V and 5-9 V (9 V is 90% of Vs), respectively. The time difference between the two initial conditions is 70 μ s.




Fig. 5. The simulated $\rm I_D-V_G$ characteristics of OTFT devices with the $V_{\rm t}$ shift between jÓ1 V, while $V_{\rm D}$ was set to -10 V.

Thus, the CVICD method can decrease the charging time effectively. At the end of the $V_{\rm t}$ generation duration, $V_{\rm A}$ will settle to $V_{\rm DD}$ – $V_{\rm data}$ – $|V_{\rm t}|$.

In the driving period, SCAN1 is set to high to turn off T1 and T3. At the same time, SCAN2 is set to low to turn T2 on. Both T4 and T5 are at the on-state. At this moment, the source voltage of TD is $V_{\rm DD}$, then the voltage of storage capacitor is shown as

$$V_{SC} = V_{DD} - (V_{DD} - V_{data} - |V_t|) = V_{data} + |V_t|$$

$$I_{OLED} = K(V_{SC} - |V_t|)^2 = K(V_{data} + |V_t| - |V_t|)^2$$

$$= K(V_{data})^2.$$
(5)

The above formula clearly indicates that the proposed compensation circuit includes higher immunity to the threshold voltage variation [22] and especially suitable for OTFT derived top-emission OLED pixel circuits.

V. RESULTS AND DISCUSSION

The HSPICE software with the RPI model (Level = 62) were used to verify the proposed OTFT pixel circuit. Based on our transistor model, the simulated $I_{\rm D}$ – $V_{\rm G}$ characteristics of OTFT devices with a threshold voltage shift of ± 1 V are shown in Fig. 5. In this simulation work, the ratio of channel width (W)




Fig. 6. Change of driving current (IOLED) versus operation time for the OTFTs with variant threshold voltages. IOLED is $1.016\,\mu\text{A}$, $0.998\,\mu\text{A}$, and $0.9852\,\mu\text{A}$ for $V_{\rm t}=-0.5\,,-1.5\,,$ and -2.5 V, respectively.




Fig. 7. Transient waveforms at specific nodes in the proposed pixel circuit while the input data was set to (a) $V_{\rm data}=5$ V for generating 262 nA of driving current, and (b) $V_{\rm data}=17$ V for generating 1 $\mu{\rm A}$ of driving current.

to channel length (L) for TD was 300 μ m/50 μ m, and switch T1 was 20 μ m/40 μ m designed to decrease the leakage current during the driving period, as well as other switch transistors were all set to 80 μ m/10 μ m. The storage capacitor was 5 pF. Fig. 6 shows the transition of driving current versus operation duration for the OTFTs with variant threshold voltages in the proposed pixel circuit architecture. The variation of driving current (Δ I) can be calculated to be less than 1.8%. This result shows the proposed pixel circuit can produce the extremely similar driving current of OTFTs, independent of the variation in threshold voltages.




Fig. 8. Error rate of TD output current in our proposed pixel circuit due to the threshold voltage variation. The output current error is below 2.9% in our proposed pixel circuit when input data voltage is ranging from 1 to 17 V.




Fig. 9. Comparison of output driving current between the proposed pixel architecture and the conventional 2T1C circuit with different threshold voltage shifts.

Fig. 7(a) depicts the transient waveforms at specific nodes in the proposed pixel circuit while the input data voltage was set to 5 V for generating 262 nA of driving current. It is clearly observed an obvious voltage coupling effect, approximately 12 V coupling voltage produced in a short time period. It indicates the charging period is shortened and effectively reduce the V_t generation time, which is especially suitable for the OTFT devices with the low field-effect mobility. Also, a less coupling effect was demonstrated while input data voltage was set to 17 V for generating 1 μ A of driving current, as shown in Fig. 7(b). The evolution of coupling effect corresponding to the different input data voltages (e.g., 17 and 5 V) is completely consistent with the proposed CVICD operation scheme. However, during the driving period (Regime III), Fig. 7(a) and (b) show the value of TD source voltage ($V_{\rm B}$) was -0.705 V and -2.94 V, separately, indicating $V_{\rm B}$ and $V_{\rm C}$ are deviated from the desirable $V_{\rm DD}$ level $(V_{\rm DD} = 0 \text{ V})$. It is inferred the OTFT devices did not exhibit good current swing in the linear operation region due to the presence of high turn-on resistance. These undesirable effects are mainly originated from the characteristics of OTFT devices. Therefore, it gives us a future work to improve the electrical performance of the OTFT device. Fig. 8 presents the output current error of device TD while the data voltage ranges 1–17 V. The

output current error rate is below 2.9% in our proposed pixel circuit. The further comparison of output current between the proposed pixel circuit and the conventional one with 2T1C architecture is represented for threshold voltage shifts, shown in Fig. 9. This simulation result shows that the driving current in our proposed pixel architecture slightly degraded from 1 μ A to 0.973 μ A, while the one with a typical 2T1C scheme degraded severely to a value lower than 0.584 μ A. These results surely indicate the excellent compensation ability can be effectively obtained to reduce the current non-uniformity via the application of the proposed CVICD pixel circuit.

VI. CONCLUSION

In this work, we have demonstrated the functionality of the proposed CVICD compensation circuit for OTFT-driving OLED technology. The CVICD scheme is especially suitable for the OTFT-based circuitry with low field-effect mobility, by means of lowering the voltage drop between the source and drain terminals of OTFT device to narrow down the charging time. The current nonuniformity for driving OLED can be effectively reduced. Also, the adoption of the external driving can decrease one transistor in a pixel region and reduce the circuit complexity.

REFERENCES

- [1] C. D. Dimitrakopoulos and D. J. Mascaro, "Organic thin film transistors: A review of recent advances," *IBM J. Res. Develop.*, vol. 45, no. 1, pp. 11–27, 2001.
- [2] H. Klauk, D. J. Gundlach, J. A. Nichols, and T. N. Jackson, "Pentacene organic thin-film transistors for circuit and display applications," *IEEE Trans. Electron Devices*, vol. 46, no. 6, pp. 1258–1263, Jun. 1999.
- [3] D. J. Gunlach, L. Jia, and T. N. Jackson, "Pentacene TFT with improved linear region characteristics using chemically modified source and drain electrodes," *IEEE Electron Device Lett.*, vol. 22, no. 12, pp. 571–573, Dec. 2001.
- [4] J. B. Koo, S. J. Yun, J. W. Lim, S. H. Kim, C. H. Ku, S. C. Lim, J. H. Lee, and T. Zyung, "Low-voltage and high-gain pentacene inverters with plasma-enhanced atomic-layer-deposited gate dielectrics," *Appl. Phys. Lett.*, vol. 89, p. 033511, 2006.
- [5] C. D. Dimitrakopoulos, S. Purushothaman, J. Kymissis, A. Callegari, and J. M. Shaw, "Low-voltage organic transistors on plastic comprising high-dielectric constant gate insulators," *Science*, vol. 283, pp. 822–824, 1999.
- [6] Y. Iino, Y. Inoue, Y. Fujisaki, H. Fujikake, H. Sato, M. Kawakita, S. Tokito, and H. Kikuchi, "Organic thin-film transistors on a plastic substrate with anodically oxidized high-dielectric-constant insulators," *Jpn. J. Appl. Phys.*, vol. 42, pt. 1, pp. 299–304, 2003.
- [7] L. A. Majewski, R. Schroeder, and M. Grell, "One volt organic transistor," Adv. Mater., vol. 17, pp. 192–196, 2005.
- [8] T. Chuman, S. Ohta, S. Miyaguchi, H. Satoh, T. Tanabe, Y. Okuda, and M. Tsuchida, "Active matrix organic light emitting diode panel using organic thin-film transistors," in *Proc. Soc. Inf. Display*, 2004, pp. 23–28.
- [9] Y. Y. Lin, D. J. Gundlach, S. F. Nelson, and T. N. Jackson, "Stacked pentacene layer organic thin-film transistors with improved characteristics," *IEEE Electron Device Lett.*, vol. 18, no. 12, pp. 606–608, Dec. 1997.
- [10] L. Zhou, A. Wanga, S. C. Wu, J. Sun, S. Park, and T. N. Jackson, "Allorganic active matrix flexible display," *Appl. Phys. Lett.*, vol. 88, p. 083502, 2006.
- [11] Y. Hun, G. Dong, Y. Liang, L. Wang, and Y. Qiu, "Research on operating degradation of pentacene thin-film transistor," *Jpn. J. Appl. Phys.*, vol. 44, no. 29, pp. 938–940, 2005.
- [12] T. Sekitani, S. Iba, Y. Kato, Y. Noguchi, and T. Someya, "Suppression of DC bias stress-induced degradation of organic field-effect transistors using postannealing effects," *Appl. Phys. Lett.*, vol. 87, p. 073505, 2005.

- [13] C. W. Chu, C. W. Chen, S. H. Li, and Y. Yanga, "Integration of organic light- emitting diode and organic transistorvia a tandem structure," *Appl. Phys. Lett.*, vol. 86, p. 253503, 2005.
- [14] M. G. Kane, I. G. Hill, J. Campi, M. S. Hammond, and B. Greening, "AMLCDs using organic thin-film transistors on polyester substrates," in SID Dig., 2001, pp. 57–59.
- [15] A. Nathan, G. R. Chaji, and S. J. Ashtiani, "Driving schemes for a-Si and LTPS AMOLED displays," *J. Display Technol.*, vol. 1, no. 2, pp. 267–277, Dec. 2005.
- [16] Y. He, R. Hattori, and J. Kanicki, "Current-source a-Si:H thin-film transistor circuit for active-matrix organic light-emitting displays," *IEEE Electron Device Lett.*, vol. 21, no. 12, pp. 590–592, Dec. 2000.
- [17] A. Shin, S. J. Hwang, S. W. Yu, and M. Y. Sung, "A new organic thin-film transistor based current-driving pixel circuit for active-matrix organic light-emitting displays," in 8th Int. Symp. on Quality Electronic Design (ISQED'07), 2007, pp. 59–66.
- [18] Y. Kuo, Thin Film Transistors Material and Process. Norwell, MA: Kluwer Academic, 2004, vol. 1, Amorphous Silicon Thin Film Transistors.
- [19] H. Y. Lin, Y. Li, J. W. Lee, C. M. Chiu, and S. M. Sze, "A unified mobility model for excimer laser annealed complementary thin film transistors simulation," in *Tech. Proc. NSTI Nanotech. Conf.*, 2004, pp. 13–16
- [20] Z. Kin, H. Kajii, and Y. Ohmori, "Patterning of organic light-emitting diodes utilizing a sputter deposited amorphous carbon nitride buffer layer," *Thin Solid Films*, vol. 499, pp. 392–395, 2006.
- [21] G. R. Chaji and A. Nathan, "Parallel addressing scheme for voltageprogrammed active-Matrix OLED displays," *IEEE Trans. Electron De*vices, vol. 54, no. 5, pp. 1095–1100, May 2007.
- [22] S. H. Jung, W. J. Nam, and M. K. Han, "A new voltage-modulated AMOLED pixel design compensating for threshold voltage variation in poly-Si TFTs," *IEEE Electron Device Lett.*, vol. 25, no. 10, pp. 690–692, Oct. 2004.



Dr. Po-Tsun Liu is an associate professor at the Department of Photonics and Display Institute, National Chiao Tung University (NCTU), Taiwan. He is also a visiting professor at the Department of Electrical Engineering/ Center for Integrated Systems (CIS) at Stanford University, USA, from August 2008 to July 2009. In his specialty, he has made a great deal of pioneering contributions to ULSI technology, semiconductor memory devices and TFT-LCD Displays. In his previous researches on low-dielectric-constant (low-k) materials and copper interconnects, he uti-

lized hydrogen plasma treatment technique for the first time to improve electrical characteristics of low-k silicate-based materials and to resist copper diffusion. In addition, he proposed a low-temperature supercritical carbon dioxide fluids (SCCO₂) technology for the first time to improve the dielectric characteristics of the sputter-deposited HfO2 film by passivating trap states. His current researches focus on the flat panel display (FPD) technologies, specialized in thin film transistors (TFTs), the advanced nano-scale semiconductor device technology, nonvolatile memory devices, and nano-fabrication technologies. He is also an IEEE Senior Member and a member of Society for Information Display. So far, he has published 130 articles of SCI international journals/letters. 60 international conference papers and obtained 17 US patents and 46 Taiwan patents. Because of the prominent contributions, he was selected in Marquis Who's Who in the World (20th edition, 2003) and obtained 2007 Outstanding Young Electrical Engineer Award of Chinese Institute of Electrical Engineering. Furthermore, Dr. Liu has superior performance in teaching, and obtained twice Excellent Teaching Awards at NCTU.



Li-Wei Chu received the B.S. degree from the Department of Electric Engineering, National Sun Yat-sen University, Taiwan, in 2006, and the M.S. degree in electro-optical engineering from National Chiao Tung University, Taiwan, in 2008. Since August 2008, he has been working toward the Ph.D. degree at the National Chiao Tung University.

His current research interests include analog pixel memory circuit design with low-temperature poly-Si TFTs and basic driver circuit based on organic thin-film transistors for flexible display application.