摘要

半導體元件微縮化是微處理器效能進化的原動力,元件的速度以每代增快百分之三十的速度挺進,如此微處理的效能方能以每兩年倍增的速度進步。為了維持如此的進步速度,積極的引進先進的淺接面技術勢在必行。 淺接面技術中,選擇合適的金屬矽化物以提供低電阻電極及淺汲極接面試其中非常重要的一環。

金屬矽化物/多晶矽雙層結構可同時提供低電阻及低接觸電阻,因此吸引了許多研究者的注意,更進一步應用自我對準法將矽化物廣泛地應用於超大型積體電路元件上。然而由於淺接面的需要,對金屬矽化物厚度控制的要求日益嚴格,如此才能兼顧低電阻及低漏電,所以對金屬矽化物材料及製程的要求亦相形重要。

矽化鈷符合多項超大型積體電路元件使用的要求,可同時用於電極及汲極。相較於矽化鈦,矽化鈷不但具有低電阻及高熱穩定性,此外對於微小線寬上的金屬矽化物生成亦有較佳的能力。然而,若製程控制不良而形成不平整矽化鈷/矽介面或矽化鈷穿刺,則會使漏電流惡化。由於元件的微縮化,矽化鈷及接面邊界之間的距離越加接近,所以如何改善矽化鈷製程以兼顧速度與省電的需求對深次微米/奈米級元件是不可或缺。

在本文中我們將矽化鈷製程應用於奈米級元件,並研究其使用於金氧互

補半導體元件及電阻上引發的各種問題。我們發現覆蓋層材料的選擇對於 微細線寬之電阻及淺接面漏電的控制非常重要。鈦覆蓋層及氮化鈦覆蓋層 對微細線寬之電阻及淺接面漏電有非常不同的表現。在氮化鈦覆蓋層的製 程中,矽化鈷會深入淺溝渠與主動區的介面,結果不但造成微細線寬上異 常的電阻變化,並且惡化淺接面之漏電流表現。除了覆蓋層材料的選擇外, 我們亦嘗試使用氧化層中介磊晶技術於奈米級超大型積體電路元件上,以 提供平整的矽化鈷/矽介面,經由最佳化的氧化層及熱製程條件調整,得以 達成低電阻及低漏電的要求。

最後,我們亦針對矽化鈷在微細線寬之多晶矽電阻上的熱穩定性進行研究。我們觀察到在微細線寬上矽化鈷的熱穩定性會產生異常的變化,而此種異常的變化和矽化鈷的粒徑分布與實際線寬有關。聚結現象之活化能亦在本文中被討論。藉由實驗我們推導出不同微細線寬上矽化鈷聚結現象的活化能,我們亦利用矽化鈷的聚結現象推導出一熱穩定性的量化指標,此熱穩定性的量化指標與矽化鈷的厚度、微細多晶矽電阻之線寬及矽化鈷的臨界粒徑有關,並且此熱穩定性的量化指標與微細線寬上矽化鈷聚結現象的活化能間亦呈現良好的一致性。

ABSTRACT

The scaling of the CMOS transistor has been the primary factor driving improvements in microprocessor performance. Transistor delay times have decreased by more than 30% per technology generation resulting in a doubling of microprocessor performance every two years. In order to maintain this rapid rate of improvement, aggressive engineering of the source/drain and well regions is required. One of the key factor for improving device performance is to select silicide for low resistance and shallow source/drain junction.

A compromising scheme, which uses silicide(metal)/polysilicon bi-layer structure as gate electrode and low contact-resistance interface, was investigated by many researchers. The incorporation of silicides in the devices structure is often implemented by using the self-aligned technique. The metals can react with silicon on both poly gate and source/drain area to form silicide. However, for the shallow junction requirements, the thickness of the silicide has to be controlled. The trade-off between low leakage at source-drain area and low resistance for gate stack needs to pay more attention on silicide material and process selection.

Cobalt silicide(CoSi₂) meets many the criteria and has become one of the most promising candidates for silicide technology application. CoSi₂ is used for source, drain, and gate in the submicron CMOS device is an attractive material because its potential for low resistance. The resistivity and thermal stability of CoSi₂, are better than those of TiSi₂. In

addition, the sheet resistance of CoSi₂, is relatively insensitive to decreasing line-width.

However, CoSi₂ junctions can suffer high diode leakage because of non-uniform CoSi₂/Si interfaces or CoSi₂ spikes. The margin between the silicide thickness and junction depth lower range is getting smaller along device shrinkage, therefore good uniformity and smooth silicide/Si interface are necessary to serve deep sub micron process need in order to take care the needs from two ends - speed and power consumption.

In this thesis, cobalt silicide was applied on nano-scale CMOS process. Source/drain area, activation area resistors and poly resistors were formed with cobalt silicide and the behavior of silicide on CMOS devices and resistors were studied. According these studies, the capping material selection is very important for the cobalt silicide formation. The TiN capping and Ti capping processes demonstrated very different behaviors on resistivity for narrow line and junction leakage. Penetrated silicide profile in TiN capping process induced the anomalous width-dependent sheet resistance change. This penetrated silicide profile in TiN capping process also resulted in the anomalous junction leakage as compared to the junction leakage performance of Ti capping process. Besides the optimized capping material selection, the smooth CoSi₂/Si interface can be achieved by implementing oxide-mediated epitaxy (OME) process. Low sheet resistance and junction leakage current can be obtained by optimal process.

Finally, the thermal stability for silicided poly resistors was studied. Anomalous

the actual poly line width. The thermal stability for silicided poly resistors was also studied by extracting the activation energy for agglomeration. A quantitative equation for thermal stability was derived by the combination of thickness, line width and critical grain size. This equation shows good correlation with the activation energy of silicide thermal stability degradation and the material thermal stability index can also be derived



	Content p	age
Abstract (in Chinese)		i
Abstract (in English)		iii
Contents		vi
Figure Captions		X
Table Lists		xvi
Chapter 1 Introduct	ion	1
1.1 Motivation		1
1.2 Selection of Sili	cide for ULSI Devices	4
1-3 Thesis Outline	1896	7
Chapter 2 Basic The	eories for Silicides	9
2.1 Formation of Sil	icide	9
2.2 Substrate Effect	on Silicide Formation	10
2.3 Formation of Ep	itaxial Cobalt Silicide	11
2.4 Thermal Stability	y of Cobalt Silicide	12
Chapter 3 Test Stru	ctures and Measurements	15
3.1 Metal-Oxide-Ser	niconductor Field-Effect Transistor (MOSFET)	15
3.2 Two-terminals A	ctive-Region Resistor and Poly Resistor	17

3.3 Perin	neter-intensive Diodes for Junction Leakage Measurement	18
3.4 Brid	lge Cross Kelvin Resistor (CBKR) and Specific	22
Con	atact Resistance	
Chapter 4	Width-dependent Anomalous CoSix Sheet Resistance	24
	Change by Ti and TiN Capping Process	
4.1 Intro	duction	24
4.2 Expe	erimental Procedures	25
4.3 The	Anomalous Sheet Resistance Change	26
4.4 The	Stress Impact on Silicide Formation	27
4.5 The	Effect of Silicide Formation on Junction	29
Leaka	age Current Contro	
4.6 Con	clusions	30
Chapter 5	Oxide-Mediated Formation of Epitaxy Silicide on	31
	Heavily Doped Si Surfaces and Narrow Width Active Region	on
5.1 Intro	oduction	31
5.2 Exp	erimental Procedures	32
5.3 Oxid	e Mediated Expitaxy Growth of Cobalt Silicide	33
5.4 Silici	ide Process Impact on Devices performance	34

5.5 Conclusions	37
Chapter 6 CoSix Thermal Stability on Narrow Width Poly	38
Silicon Resistors	
6.1 Introduction	38
6.2 Experimental Procedures	39
6.3 Anomalous Sheet Resistance Change on Silicided Narrow Poly	39
Resistors	
6.4 The Relationship between Thermal Stability and Silicide Grain	43
Size	
6.5 Conclusions	45
Chapter 7 Quantitative Thermal Stability Study on	46
Nano-scale Poly Silicide Resistors	
7.1 Introduction	46
7.2 Anomalous Thermal Stability for Silicided P+ Poly Resistors	47
7.3 Activation Energy Extraction	48
7.4 The Physical Dimensions Effect on Thermal Stability	49
7.5 Derivation of the Thermal Stability Equation	50
7.5 Conclusions	52
Chapter 8 Conclusions and Suggestions for Future Studies	54

8.1 Conc	lusions for This Thesis	54
8.2 Sugg	estions for Future studies	57
References		59
Figures		78
Tables		132
Vita		134
Publication	List	135



Figure Captions:

Chapter 1	
Fig. 1-1	Schematic cross section for nano-scaled metal-oxide-filed-effect 78
	-transistor (MOSFET)
Fig. 1-2	Silicide thickness requirement for different ULSI generation 79
Fig. 1-3	Major contributors for series resistance of CMOS device 80
Chapter 2	
Fig. 2-1	Sheet resistance as a function of reaction temperature 81
	during RTA
Fig. 2-2	X-ray diffraction spectra for Co on Si after RTA at various 82
	temperature
Fig. 2-3	Schematic of the silicides formed after annealing at various 83
	temperatures during RTA
Fig. 2-4	Mechanism for thermal grooving 84
Chapter 3	
Fig. 3-1	Cross section for advanced nano-scaled ULSI circuit
Fig. 3-2	Schematic plan view for two-terminals resistor 86
Fig. 3-3	Schematic cross-section for the 2-terminals resistors
Fig. 3-4	Schematic plan view for the perimeter-intensive diodes

Fig. 3-5	Schematic plan view for the cross-bridge Kelvin resistor 88
	(CBKR)
Fig. 3-6	Schematic cross section for conventional Kelvin resistor 89
Fig. 3-7	Schematic cross section for cross bridge Kelvin resistor
Chapter 4	
Fig. 4-1	Process flow in this study
Fig. 4-2	Sheet resistance change comparison between Ti capping and 91
	TiN capping cobalt silicide process along different active width
Fig. 4-3	The TEM cross section for TiN capping and Ti capping cobalt 92
	silicide
Fig. 4-4(a)	First RTA temperature effect on TiN capping process
Fig. 4-4(b)	First RTA temperature effect on Ti capping process 94
Fig. 4-5	TEM cross section for TiN capping and Ti capping cobalt 95
	silicide after first RTA
Fig. 4-6	Si3N4 film stress adjustment
Fig. 4-7	Orientation intensity change by backside film stress 97
Fig. 4-8(a)	The junction leakage current for TiN capping process 98
Fig. 4-8(b)	The junction leakage current for Ti capping process
Fig. 4-9	Illustration for the junction leakage current path comparison 100

Fig. 4-10	Silicide performance index 101
Chapter 5	
Fig. 5-1	Process flow of blanket substrate study 102
Fig. 5-2	The sheet resistance with different chemical treatments and 103
	process time on heavy doped N+ substrate.
Fig. 5-3	The sheet resistance with different chemical treatments and 104
	process time on heavy doped P+ substrate.
Fig. 5-4	X-ray diffraction patterns for without chemical oxide 105
	(native oxide) and with APM treatment 3 minute
Fig. 5-5(a)	Sheet resistance of N+ active region treated by 1 minute 106
	of ozone.
Fig. 5-5(b)	Sheet resistance of P+ active region treated by 1 minute 107
	of ozone.
Fig. 5-6(a)	Sheet resistance of N+ active region treated by 3 minute 108
	of APM.
Fig. 5-6(b)	Sheet resistance of P+ active region treated by 3 minute 109
	of APM.
Fig. 5-7	The Isat-Ioff measurement on NMOS processed by different 110

between TiN and Ti capping cobalt silicide

chemical oxide

	Fig. 5-8	Specific contact resistance for different chemical 111
		treatment of substrate
	Fig. 5-9	Junction leakage on N type finger type active region
	Fig. 5-10	TEM cross section for APM and ozone treatment process 113
		on N+ active region
	Fig. 5-11	The silicide selection index
Ch	apter 6	
	Fig. 6-1	Sheet resistance variation of poly resistors with
		different widths.
	Fig. 6-2	Sheet resistance distribution for P+ poly resistor
		(drawn width = 130 nm). The insets are the EMMI
		images of high resistance sites.
	Fig. 6-3	TEM plan view for the high resistance site on P+ poly 116
		resistor (drawn width = 130 nm).
	Fig. 6-4	Illustration for the current flow through the poly resistor 117
	Fig. 6-5	Sheet resistance distribution for different drawn width of 118
		N+ poly resistors
	Fig. 6-6	TEM plan view for the high resistance site on N+ poly 119

	resistor (drawn width = 90nm).
Fig. 6-7	Grain size distribution for N+ poly resistors 120
Fig. 6-8	TEM plane view for the quasi-bamboo microstructure on 121
	narrow N+ poly resistor
Fig. 6-9	Grain size distribution for P+ poly resistors 122
Chapter 7	
Fig. 7-1	Sheet resistance change for different poly line width 123
Fig. 7-2	Sheet resistance measurement vs extra anneal time and 124
	temperature for P+ poly resistor (w=2000 nm)
Fig. 7-3	Activation energy extraction P+ poly resistor (w=2000 nm) 125
Fig. 7-4	Activation energy vs different drawn width for both N+ and 126
	P+ poly resistors
Fig. 7-5	The definition for the actual poly width (w), silicide 127
	thickness (t) and spacer top –loss (s)
Fig. 7-6	Sheet resistance measurement vs spacer top loss for
	different drawn poly width
Fig. 7-7	TEM cross section for different spacer top-loss samples 129
Fig. 7-8	Thermal stability index vs different drawn poly width
Fig 7. 9	The correlation between thermal stability index and

activation energy



Table Lists:

The device dimension and density change along the 132
technology rolling
Basic properties for metal silicides
The actual poly width, silicide thickness, void data for 133
P+ poly resistors
The actual poly width, silicide thickness, void data for 133
N+ poly resistors