國立交通大學

材料科學與工程學系 碩士論文

利用一新穎位移曝光技術所製造之 0.1 μm Γ形閘極 AlGaAs/InGaAs 高電子遷移率功 率電晶體

A AlGaAs/InGaAs Power PHEMT with 0.1 µm Using a Novel Shift Exposure Method

研究生: 戴忠霖

指導教授:張翼博士

中華民國 九十四 年八月

利用一新穎位移曝光技術所製造之 0.1 μm Γ形閘極 AlGaAs/InGaAs 高電子遷移率功 率電晶體

研究生: 戴忠霖 指導教授: 張翼 博士

國立交通大學材料科學與工程學系

摘 要

此論文中,本人利用位移曝光法以達到閘極線寬有效縮小,以利 微波元件之應用。在實驗中,使用電子束微影系統為曝光系統,藉由 位移曝光法中的位移大小來調控閘極線寬的解析力,以達到線寬為 80 奈米的閘極的製程目標。

開極線寬的控制倚賴曝光位移大小,而曝光位移主要來自於二次 曝光區域間的位移量。而製程方法及結果將在論文中有詳盡的介紹。 此製程中,僅須改變電子束微影系統的閘極圖檔,即可控制曝光位移 量並產生多種不同閘集線寬。同時,在統計數據中,亦可證實此閘極 製程有極高的良率並可重複製造。 實驗中,閘級的製程主要是在 PHemt AlGaAs/InGaAs 雙層掺雜及 銦含量為 0.22 通道層的砷化鎵晶圓上加工,此元件主要作為功率放大器之用。考慮功率放大器所需高崩潰電壓之條件下,曝光位移法可藉由閘極作為場調變電極板以提高崩潰電壓,即可達到所需功率放大器之要求。藉由改變光阻堆疊次序並佐以曝光位移法,即可同時達到較小閘極線寬及產生場調變電極板,以達到更高的崩潰電壓及更高的轉導值(Gm)。此實驗所產生的崩潰電壓約為 13 伏特,相較於傳統 T型閘極所產生的 6 伏特,其約為 2 倍左右。此實驗中轉導值(Gm)亦提高為 450 mS/mm,相較於傳統 T型閘極的轉導值(Gm)325 mS/mm,亦大幅提高。此實驗中,由於其可產生更高的崩潰電壓及更高的轉導值(Gm),故可使元件特性效能大為提高,使其作為功率放大器能發揮更大效能。

A AlGaAs/InGaAs Power PHEMT with 0.1

μm Using a Novel Shift Exposure Method

Student: Yuwan Y. Tahir

Advisor: Dr. Edward Yi Chang

Institute of Materials Science and Engineering

National Chiao Tung University

Abstract

In this dissertation, the focus is on the fabrication of submicron

T-gate using shift exposure method for millimeter wave device

application. In this method, the shifting magnitude was used to control

the gate footprint resolution, gate length as small as 80 nm has been

demonstrated using e-beam lithography system as the exposure system.

Resolution of the e-beam system is limited to 160 nm, for high frequency

applications, gate length smaller than this magnitude is sometimes

required due to the limitation of the lithography system used; the Shift

exposure method was required to achieve gate length smaller than 160

nm.

The gate footprint resolution depends on the shift magnitude, due to

two different exposures. The fabrication method and result are described

in detail in this dissertation. Several different gate lengths were fabricated

by control's of the shift magnitude two different exposures. And the

IV

statistical data show that the gate process is highly reliable and reproducible.

This gate fabrication technology was used on the AlGaAs/InGaAs double delta doped power PHEMT with the channel layer In content of 0.22 as the channel layer. To achieve high breakdown voltage for the power devices, the gate fabrication can also be used to produce field modulating plate. Changing the Photo resist stacking sequence combined with the shift exposure method, the small gate footprint with field modulation plate been fabricated simultaneously. Compare with the conventional T-gate, the breakdown voltage is doubled from 6V to 13V after the application of the Field Modulation Plate on the same devices. The Gm also increases significantly as compared with the conventional T-gate without shift and with smaller gate footprint Γ gate. (Gm = 485 mS/mm vs 325 mS/mm).

致謝

今天能完成這本碩士論文,首先要感謝我的指導教授張翼老師, 在實驗上提供我們如此豐富的資源,以及在研究上的熱心指導,沒有 老師的強力支援,這本論文不可能如此順利完成。

另外,也感謝陳仕鴻、李晃銘、連亦中、褚立新、吳偉誠、徐金鈺、黃瑞乾、張家源學長、張家達、黃珍嬅學弟妹、以及陳柏舟同學,在實驗上及學問上的協助與建議。研究所兩年的生活,大部分的時間都與實驗室的成員相處,我真的很開心能在實驗室遇到那麼多親切的朋友,就像一家人似的,可以一起分享喜怒哀樂一起打拼,我真的很珍惜這兩年來的研究生生涯,謝謝實驗室的你們對我如此照顧及包容,這兩年的點點滴滴都將是我最美好的回憶。

最後,要感謝我的家人及女朋友,父母無怨無悔的在海外僑居地 全力支持我念研究所,無論是在精神上或是物質上的協助及鼓舞,都 讓我能無後顧之憂全力衝刺,謝謝你們的支持與關懷,我才能順利的 完成學業,真的非常謝謝你們!

Table of Contents

Abstract (in Chinese)
Abstract (in English)
Acknowledgements (in Chinese)
Table of Contents
Table Captions
Figure Captions
Chapter 1 Introduction
1.1 III-V overview03
1.2 E-beam lithography and layout system05
1.2.1 Electon gun chamber07
1.2.2 Column chamber10
1.2.3 Vacuum system13
1.2.4 Layout system13
1.3 Dissertation Outline14
Chapter 2 Theoretical Basis of the devices and electron substrate interaction
2.1 Gate shrinking for high frequency performance18
2.2 Surface charge effect and Field Modulation Plate22

2.3 Electron and substrate interaction2	5
Chapter 3 Gate Fabrication	
3.1 Offset exposure method4	10
3.2 Conventional T-gate4	l 5
Chapter 4 Device Structure and Fabrication	
4.1 Device structure4	7
4.2 Device Fabrication4	9
4.2.1 Mesa isolation4	9
4.2.2 Ohmic contact formation5	50
4.2.3 Offset exposure gate process5	51
4.2.4 Gate recess5	2
4.2.5 Device passivation and contact via formation5	
4.2.6 Airbridge formation5	53
Chapter 5 Result and Discussion	
5.1 OEM gate60	\mathbf{C}
5.2 Device DC Performances63	3
5.3 RF performance65	5

Chapter 6 Conclusion

6.1 Conclusion-----77

References



Figure Captions

Chapter 1

- Fig. 1.1 The structure of the source cathode inside the Wehnelt's
- Fig. 1.2 Cross section of magnetic lenses
- Fig. 1.3 Beam deflection systems.
- Fig. 1.4 E-beam vacuum system

Chapter 2

- Fig. 2.1 (a) Fabrication step (b) Result of the ZEP photo resist
- Fig. 2.2 (a) Schematic cross-section view of the HEMT
 - (b) Cross-sectional TEM image of the 25-nm-long T-shaped gate
 - (c) Magnification of the TEM image around the bottom of the 25-nm-long T-shaped gate.
- Fig. 2.3 Yamashita with C_{60} added to photo resist and etch back method
- Fig. 2.4 Process flow of the thermally reflowed T-gate
- Fig. 2.5 (a) 200 nm UV-86 contact hole and (b)80 nm contact hole.
- Fig. 2.6 T-gate process flows of the PSM technique
- Fig. 2.7 Measured gate lag fraction vs Breakdown Voltage
- Fig. 2.8 Schematic of channel constrictions caused by surface trap and after adding a FMP, the channel constriction reduces
- Fig. 2.9 Pulse drain current comparison between FP and conventional gate.

- Fig. 2.10 Gate leakage at several drain voltage, shows FMP-HEMT has lower gate leakage
- Fig. 2.10 Dosage controlled T-gate photo resist foot print

Chapter 4

- Fig. 4.1 (a) Lattice constant and the energy gap of PHEMT GaAs
 - (b) Fermi level distribution from cap layer to semi insulating
- Fig. 4.2 Nitride layer after etch with vertical sidewall achieved
- Fig. 4.3 Top view of the airbridge with 2.1 µm height
- Fig. 4.4 Side view with 2.1 µm height
- Fig. 4.5 Fabricated device top view

Chapter 5

- Fig. 5.1 SEM picture of nitride film after etch, before and after photo resist stripped.
- Fig. 5.2 Etching depth vs time of Nitride layer using ICP with SF6 and Ar based gas system.
- Fig. 5.3 Copolymer resist after exposure on Nitride
- Fig. 5.4 Photo resist side view and top view of the OEM gate.
- Fig. 5.5 Gate after metallization with three different gate length.
- Fig. 5.6 The conventional T-gate also being fabricated with bilayer and trilayer resist.
- Fig. 5.7 TLM measurement with the ohmic contact at $5 \times 10^{-7} \Omega \cdot \text{cm}^2$.
- Fig 5.8 Recess depth after SEM inspection has shown the clear surface

where Nitride on the surface.

Fig 5.9 (a)I-V curve of the 280 nm gate length (b) 180 nm (c) 80 nm, with Gm and Idss for each others.

Fig 5.10 Breakdown Voltage for (a) 200 nm shift with smaller area of FMP (b) 300 nm shift and (c) 350 nm shift with largest FMP area resulted in highest BV_{gd} .



