

Vertical n-Channel Poly-Si Thin-Film Transistors With Symmetric S/D Fabricated by Ni-Silicide-Induced Lateral-Crystallization Technology

Po-Yi Kuo, Tien-Sheng Chao, *Senior Member, IEEE*, Jiou-Teng Lai, and Tan-Fu Lei

Abstract—We have successfully developed and fabricated the vertical n-channel polycrystalline silicon thin-film transistors with symmetric S/D fabricated by Ni-silicide-induced lateral-crystallization technology (NSILC-VTFTs). The NSILC-VTFTs are S/D symmetric devices and equivalent to dual-gate devices. The dual-gate structure of NSILC-VTFTs can moderate the lateral electrical field in the drain depletion region, significantly reducing the leakage current. In NSILC-VTFTs, the Ni accumulation and grain boundaries induced from S/D sides can be centralized in the n⁺ floating region. The effects of Ni accumulation in symmetric VTFTs crystallized by NSILC and metal-induced lateral crystallization are studied. In addition, a two-step lateral crystallization has been introduced to improve the crystal integrity through secondary crystallization. The NSILC-VTFTs crystallized by two-step lateral crystallization show a steep subthreshold swing of 180 mV/dec and field effect mobility $\mu = 553 \text{ cm}^2/\text{V} \cdot \text{s}$ without NH₃ plasma treatment.

Index Terms—Dual gate, n⁺ floating region, Ni-silicide-induced lateral crystallization (NSILC), polycrystalline silicon thin-film transistors (poly-Si TFTs), symmetric S/D, vertical channel.

I. INTRODUCTION

POLYCRYSTALLINE silicon thin-film transistors (poly-Si TFTs) have the potential advantages of silicon-on-insulator MOSFETs. Recently, poly-Si TFT technology has been receiving more attention because it is a promising means of achieving 3-D integration, which has been utilized in various 3-D circuits [1]–[3].

It is believed that electrical characteristics of poly-Si TFTs can be improved if the poly-Si grain size can be enhanced and the number of grain boundaries in the channel can be reduced. Metal-induced lateral-crystallization (MILC) technology has been studied in the past to achieve large and regular poly-Si

Manuscript received November 13, 2008; revised December 3, 2008. Current version published February 25, 2009. This work was supported by the National Science Council, Taiwan, under Contract NSC-97-2221-E-009-152-MY3. The review of this letter was arranged by Editor J. K. O. Sin.

P.-Y. Kuo and T.-S. Chao are with the Department of Electrophysics, National Chiao Tung University, Hsinchu 300, Taiwan (e-mail: Kuopoyi.ee91g@gmail.com; tschao@mail.nctu.edu.tw).

J.-T. Lai and T.-F. Lei are with the Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu 30010, Taiwan (e-mail: jiouteng.ee94g@nctu.edu.tw; tflei@faculty.nctu.edu.tw).

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2008.2011146

grain [4]–[6]. In addition, vertical thin-film transistors (VTFTs) are suitable for high-density 3-D integration, since their channel lengths are determined by the thicknesses of SiO₂ or poly-Si films instead of the photolithographic limitation. Many works had been devoted to developing and studying VTFTs [7], [8].

In this letter, we have successfully developed and fabricated the vertical n-channel poly-Si TFTs with symmetric S/D fabricated by Ni-silicide-induced lateral-crystallization technology (NSILC-VTFTs). The NSILC-VTFTs were fabricated by combining NSILC process and vertical channel. The NSILC-VTFTs are S/D symmetric devices and equivalent to dual-gate devices. The dual-gate structure is employed to eliminate the grain boundaries perpendicular to the current flow in the channel [9], [10]. Furthermore, a two-step lateral crystallization has been introduced to improve the crystal integrity through secondary crystallization, and device characteristics can be further improved [11]–[13].

II. EXPERIMENT

First, bare silicon covered with 5500-Å-thick SiO₂ was used as the glass substrate. An *in situ* n⁺-doped 2500-Å-thick poly-Si thin film was deposited for gate by low-pressure chemical vapor deposition (LPCVD). After gate patterning, a 1000-Å depth of oxide undercut was etched to form a gate offset region. A 500-Å-thick TEOS gate oxide thin film was deposited by LPCVD, and then, a 500-Å-thick a-Si was deposited by LPCVD to form S/D and channel active region. After the active region patterning, a 4000-Å low-temperature oxide was deposited by high-density plasma chemical vapor deposition (HDPCVD) at 350 °C. Next, Ni-seeding window mask pattern was formed in the contact hole region. A stacked 100-Å/100-Å TiN/Ni thin film was deposited on the contact hole of the devices. We used two methods to complete the channel poly-Si crystallization: MILC and NSILC. The MILC-VTFTs were fabricated without rapid thermal annealing (RTA) Ni-silicidation processes. In the NSILC-VTFTs, the Ni silicidation was achieved by RTA at 450 °C for 20 s, and then, the residue Ni was removed by H₂SO₄ : H₂O₂ solution before lateral crystallization. The key process difference between NSILC-VTFTs and MILC-VTFTs is shown in Fig. 1. Next, both devices were crystallized by one-step lateral crystallization at 500 °C for 12 h. Furthermore, the NSILC-VTFTs (RTA) were




Fig. 1. Key process difference between NSILC-VTFTs and MILC-VTFTs. Compared with MILC processes, the NSILC processes provided a limited Ni source in Ni-silicided seeding window arranged on source and drain contact holes.




Fig. 2. Cross-sectional TEM microphotograph and the schematic cross-sectional structure of NSILC-VTFTs. The effective channel length (L_{eff}) of VTFTs with symmetric S/D is defined by $2 \times$ total thickness of poly-Si gate and gate oxide. The length of n^+ floating region is defined by mask channel length (L_{mask}), and the mask channel width (W_{mask}) is equal to effective channel width.

crystallized by two-step lateral crystallization: first step lateral crystallization (500°C for 12 h) and second step RTA (700°C for 60 s). The channel active region of conventional TFTs was crystallized by solid-phase crystallization at 600°C for 24 h.

After removing the low-temperature HDPCVD oxide, a 100-\AA pad-oxide was deposited and $15\text{-keV } 5 \times 10^{15}\text{-cm}^{-2}$ As^+ ion implantations were performed vertically to form self-aligned n^+ S/D and n^+ floating region [8]. Dopants were activated by RTA at 600°C for 60 s for short-channel VTFTs. After passivation, contact, and metallization processes, all the devices were fabricated without NH_3 plasma treatment for studying influences of grain boundaries and Ni accumulation in the vertical channel and n^+ floating region.

III. RESULTS AND DISCUSSION

Fig. 2 shows the cross-sectional transmission electron microscope (TEM) microphotograph and the schematic cross-




Fig. 3. Plan view optical microscope microphotographs of MILC-VTFTs and NSILC-VTFTs after one-step lateral crystallization.




Fig. 4. Transfer characteristics of NSILC-VTFTs, MILC-VTFTs, and conventional TFTs with $W_{\text{mask}}/L_{\text{mask}} = 0.8 \mu\text{m}/0.8 \mu\text{m}$. The L_{eff} of VTFTs is $0.6 \mu\text{m}$.

sectional structure of NSILC-VTFTs. The depth of undercut is designed by the total thickness of gate oxide and channel for the purpose of n^+ S/D top edge and poly-Si gate bottom edge in the same horizontal level. The integrity of the vertical poly-Si channel is verified by the transmission electron diffraction (TED) pattern inserted in TEM microphotograph. The dots in TED pattern confirm that good crystallization is achieved. In Fig. 2, the equivalent dual-gate structure can moderate the lateral electrical field in the drain depletion region, significantly reducing the leakage current and increasing the $I_{\text{on}}/I_{\text{off}}$ current ratio [9], [14].

Fig. 3 shows the plan view optical microscope microphotographs of MILC-VTFTs and NSILC-VTFTs after one-step lateral crystallization. The excess Ni accumulation of the n^+ floating region is found in the MILC-VTFTs, but it is not found in the NSILC-VTFTs. Compared with MILC-VTFTs, the NSILC-VTFTs can eliminate metal contaminations due to the limited Ni source from Ni-silicided seeding window arranged on source and drain contact holes.

In narrow W_{mask} , there is a higher probability that only one of those grains will grow and occupy the entire channel region [15], [16]. Fig. 4 shows the transfer characteristics of NSILC-VTFTs, MILC-VTFTs, and conventional TFTs with $W_{\text{mask}}/L_{\text{mask}} = 0.8 \mu\text{m}/0.8 \mu\text{m}$. The NSILC-VTFTs have smaller subthreshold swing (S.S.) and larger $I_{\text{on}}/I_{\text{off}}$ current ratio compared with MILC-VTFTs and conventional TFTs. It is believed that improved electrical characteristics of




Fig. 5. Transfer characteristics of NSILC-VTFTs (RTA) with $W_{\text{mask}} = 0.8 \mu\text{m}$ and different L_{mask} . The L_{eff} is $0.6 \mu\text{m}$.

NSILC-VTFTs are due to larger poly-Si grain size and less number of grain boundaries in the channel compared with conventional TFTs. In the VTFTs, the OFF-state leakage current can be reduced by the self-aligned gate offset without additional masking step [8]. The poor electrical characteristics of MILC-VTFTs are due to the excess Ni accumulation in the n^+ floating region, and this phenomenon can be eliminated in NSILC-VTFTs.

Fig. 5 shows the transfer characteristics of NSILC-VTFTs (RTA) with $W_{\text{mask}} = 0.8 \mu\text{m}$ and different L_{mask} . The NSILC-VTFTs (RTA) have steeper S.S. and larger field effect mobility compared with NSILC-VTFTs. Secondary grain crystallization by the second step RTA is the process responsible for the crystal integrity improvement [11]–[13]. The NSILC-VTFTs (RTA) with $L_{\text{mask}} = 0.8 \mu\text{m}$ have the smallest $S.S. = 180 \text{ mV/dec}$ and maximum field effect mobility $\mu = 553 \text{ cm}^2/\text{V} \cdot \text{s}$. Moreover, the NSILC-VTFTs (RTA) with $L_{\text{mask}} = 5 \mu\text{m}$ have the largest $I_{\text{on}}/I_{\text{off}}$ current ratio ($\sim 2.2 \times 10^7$). The NSILC-VTFTs (RTA) with appropriate L_{mask} can moderate the OFF-state peak lateral electrical field in the drain depletion region, significantly reducing the OFF-state leakage and increasing the $I_{\text{on}}/I_{\text{off}}$ current ratio [9], [14]. The lower ON-state current of NSILC-VTFTs (RTA) with $L_{\text{mask}} = 5 \mu\text{m}$ is due to the larger series resistance in the n^+ floating region.

IV. CONCLUSION

The vertical n-channel poly-Si TFTs with symmetric S/D fabricated by NSILC technology have been proposed to fabricate the high-performance TFTs. The metal contaminations can be reduced by NSILC processes, resulting in improved poly-Si TFT characteristics. Two-step lateral crystallization has been introduced to improve the crystal integrity through secondary recrystallization. The OFF-state leakage of the NSILC-VTFTs

can be improved by increasing appropriate L_{mask} and depth of undercut without additional masking steps.

ACKNOWLEDGMENT

The authors would like to thank the Nano Facility Center (NFC) of National Chiao Tung University and the National Nano Device Laboratory (NDL) for providing process equipment.

REFERENCES

- [1] F. Hayashi, H. Ohkubo, T. Takahashi, S. Horiba, K. Noda, T. Uchida, T. Shimizu, N. Sugawara, and S. Kumashiro, "A highly stable SRAM memory cell with top-gated P⁻-N drain poly-Si TFT's for 1.5 V operation," in *IEDM Tech. Dig.*, 1996, pp. 283–286.
- [2] H. Kuriyama, Y. Ishigaki, Y. Fujii, S. Maegawa, S. Maeda, S. Miyamoto, K. Tsutsumi, H. Miyoshi, and A. Yasuoka, "A C-switch cell for low-voltage and high-density SRAM's," *IEEE Trans. Electron Devices*, vol. 45, no. 12, pp. 2483–2488, Dec. 1998.
- [3] H. Wang, M. Chan, S. Jagar, Y. Wang, and P. K. Ko, "Submicron super TFTs for 3-D VLSI applications," *IEEE Electron Device Lett.*, vol. 21, no. 9, pp. 439–441, Sep. 2000.
- [4] S. Lee, Y. Jeon, and S. Joo, "Pd induced lateral crystallization of amorphous Si thin film," *Appl. Phys. Lett.*, vol. 66, no. 13, pp. 1671–1673, Mar. 1995.
- [5] S. Lee and S. Joo, "Low temperature poly-Si thin-film transistor fabrication by metal-induced lateral crystallization," *IEEE Electron Device Lett.*, vol. 17, no. 4, pp. 160–162, Apr. 1996.
- [6] Z. Jin, G. A. Bhat, M. Yeung, H. S. Kwok, and M. Wong, "Nickel induced crystallization of amorphous silicon thin films," *J. Appl. Phys.*, vol. 84, no. 1, pp. 194–200, Jul. 1998.
- [7] M. Z. Lee, C. L. Lee, and T. F. Lei, "Novel vertical polysilicon thin-film transistor with excimer-laser annealing," *Jpn. J. Appl. Phys.*, vol. 42, no. 4B, pp. 2123–2126, Apr. 2003.
- [8] C. S. Lai, C. L. Lee, T. F. Lei, and H. N. Chern, "A novel vertical bottom-gate polysilicon thin film transistor with self-aligned offset," *IEEE Electron Device Lett.*, vol. 17, no. 5, pp. 199–201, May 1996.
- [9] Y. C. Wu, T. C. Chang, P. T. Liu, C. W. Chou, Y. C. Wu, C. H. Tu, and C. Y. Chang, "Reduction of leakage current in metal-induced lateral crystallization polysilicon TFTs with dual-gate and multiple nanowire channels," *IEEE Electron Device Lett.*, vol. 26, no. 9, pp. 646–648, Sep. 2005.
- [10] I. H. Song, S. H. Kang, W. J. Nam, and M. K. Han, "A high-performance multichannel dual-gate poly-Si TFT fabricated by excimer laser irradiation on a floating a-Si thin film," *IEEE Electron Device Lett.*, vol. 24, no. 9, pp. 580–582, Sep. 2003.
- [11] S. Jagar, M. Chan, M. C. Poon, H. Wang, M. Qin, P. K. Ko, and Y. Wang, "Single grain thin-film-transistor (TFT) with SOI CMOS performance formed by metal-induced-lateral-crystallization," in *IEDM Tech. Dig.*, 1999, pp. 293–296.
- [12] H. Wang, M. Chan, S. Jagar, V. M. C. Poon, M. Qin, Y. Wang, and P. K. Ko, "Super thin-film transistor with SOI CMOS performance formed by a novel grain enhancement method," *IEEE Trans. Electron Devices*, vol. 47, no. 8, pp. 1580–1586, Aug. 2000.
- [13] H. C. Lin and C. J. Su, "High-performance poly-Si nanowire NMOS transistors," *IEEE Trans. Nanotechnol.*, vol. 6, no. 2, pp. 206–212, Mar. 2007.
- [14] M. C. Lee and M. K. Han, "Poly-Si TFTs with asymmetric dual-gate for kink current reduction," *IEEE Electron Device Lett.*, vol. 25, no. 1, pp. 25–27, Jan. 2004.
- [15] A. R. Joshi and K. C. Saraswat, "High performance submicrometer CMOS with metal induced lateral crystallization of amorphous silicon," *J. Electrochem. Soc.*, vol. 150, no. 8, pp. G443–G449, Aug. 2003.
- [16] S. Jagar, H. Wang, and M. Chan, "Design methodology of the high performance large-grain polysilicon MOSFET," *IEEE Trans. Electron Devices*, vol. 49, no. 5, pp. 795–801, May 2002.