Optimal Data Mapping for Motion Compensation in H.264 Video Decoding

Guo-Shiuan Yu, and Tian Sheuan Chang Dep. Electronics Engineering, National Chiao-Tung University, 1001 Ta-Hsueh Rd., Hsinchu, Taiwan e-mail: {isis, tschang} @twins.ee.nctu.edu.tw

performance burden of motion compensation in a video decoder. page active operation can be reduced. To minimize its effect while improve overall available memory
bandwidth, this paper presents an optimal data mapping scheme
 $\frac{1}{1}$ in this paper, we combine the data mapping and operation for motion compensation in H.264 video coding. This scheme
allocates the video data into suitable address and bank according and thus decrease the bandwidth requirement for real-time allocates the video data into suitable address and bank according to the access characteristics of SDRAM access and address decoding. To find the optimal mapping, we first use ^a simple reduce the required bandwidth of motion compensation by 36% practice. Then, we use real video sequences to validate the when compared to the previous design for 525SD video sequences. manning Eurthermore, we do not only co

decoder, especially in motion compensation. In a typical video resulted design can save 37% of memory bandwidth compared decoder, motion compensation unit will access the required with the previous approaches. reference data from external SDRAM systems. However, a The rest of the paper is organized as follows. First, we brief typical SDARM access consists of a long initial cycle to open a overview the motion compensation in H.264 video decoding memory row followed by continuous addressed burst access. and SDRAM memory access in Section II. Then we present our Thus, if the memory access has discontinuous addresses, it will analytical model for intra request and its simulated results in suffer frequent initial cycles and thus results in performance Section III. Furthermore, we present our operation scheduling allocate the data to the physical SDRAM is an important task shown in Section V. Finally, we conclude this paper in Section for video decoder. VI.

Targeted to video codec applications, many papers have been proposed to improve SDRAM bandwidth utilization and II. OVERVIEW achieve efficient memory access. Li [1] develops a bus arbitration algorithm optimized with different processing unit $A.$ Basics of SDRAM access to meet the real-time performance. Ling's controller[2] schedules DRAM accesses in pre-determined order to lower the peak bus bandwidth. Kim's memory interface $\lceil 3 \rceil$ adopts an $\frac{1}{\text{max}}$ -translation technique to reduce power consumption and increase memory bandwidth. Park's history-based memory controller [4] reduces page break to achieve energy and $\frac{t_{\text{rep}}}{R_{\text{OW Miss}}}$ memory latency reduction.

For H.264 application, Kang's AHB based scalable bus architecture and dual memory controller[5] supports $1080 H$ $\Big($ DLE $\Big)$ $\Big($ ACTIVE under 130MHz. Zhu's SDRAM controller[6] employs the main idea of Kim's memory interface to HDTV application. It A_{cubic} (a) A_{cubic} col access (write) focuses on data arrangement and memory mapping to reduce page active overheads so that it not only improve throughput $\frac{1}{2}$ (a) Simplified bank state diagram, and (b) access latencies of but also provides lower power consumption. However, it different access statuses.[7].

doesn't take the memory operation scheduling into Abstract- Long initial access cycles of SDRAM are the major consideration. With careful scheduling, extra bandwidth due to

scheduling in our design to minimize the SDRAM initial cycles transition in motion compensation. The resulted allocation can analytical model to find the best data mapping in theory and in mapping. Furthermore, we do not only consider the access within a single motion compensation operation for a block (called intra request), which has high probabilities for I. INTRODUCTION continuous address, but also consider the access between the Memory access dominates the performance in ^a video blocks (called inter request) by operation scheduling. The

degradation and larger memory bandwidth. Thus, how to for inter request in Section IV. The final simulation results are

miss, and row hit. From a data access viewpoint, low cycle vertical row miss is count in the row hit condition is preferred than those in bank miss and row miss. Thus, how to minimize such miss is critical in SDRAM performance. A more completed discussion on where L_x , and L_y denote the length of memory window in various access latencies of a SDRAM access can be found in beginning and survival memorian the new site is various access latencies of a SDRAM access can be found in horizontal and vertical respectively. However, the row size is Lee's paper[7].

determined size of rectangle image from frame memory like those in motion compensation, intra prediction and deblocking filter process. These data are continuous in spatial domain and where N_x , N_y , $L_x \ge 0$ and Ω denotes the row size. For worst the area we may request between two consecutive blocks has case. $N_y = N_y$ is equal to the the area we may request between two consecutive blocks has case, $N_x = N_y$ is equal to the maximum data length. Thus, the high probability to be overlapped. For instance, when we row-miss probability has the minimum value w process motion compensation, the required data is bounded by to $\sqrt{\Omega}$.
its block size and search range set during encoding. If the search range is L and the block length is N, a 2L by 2L+N further consider the characteristics of real video sequences. In rectangle is overlapped. Data in this region has high probability $H.264$ the data length we may request for motion compensation in the opened bank due to previous block access. Thus we can is $4, 8, 9, 13, 16$ and 21 pixels according to its block modes and find a method to avoid the row miss and improve bandwidth sub-pixel motion vectors. Besides, the probability of starting utilization. Fig. 2 illustrates an example to explain this point does not distribute uniformly in many video sequences.

Fig. 2. Possible required area between adjacent blocks

III. INTRA REQUEST OPTIMIZATION

A. Analytical analysis

the translation between physical location in memory and pixel in horizontal and we assume p_{4k} is twice than others for coordinates in spatial domain to reduce the row miss. simplification. coordinates in spatial domain to reduce the row miss.

2-D problem to 1-D domain. Assume that ^a SDRAM row row miss probability function is contains L pixels and N continuous data are requested. The 1 situation of row miss could be as follows. For the case without row misses, the starting point shall lie in the first L-N position For $L_x > 0$, this function has a minimum vale when L_x equal of the row. However, if the starting points lie in last N-1 pixels, row miss happened. Assuming the probability of starting point to $\sqrt{1.04\Omega}$. A typical Ω , row size of a SDRAM, can be 16384, position is uniform distributed, the probability of row miss is 8192 or 4096 bits, which is 2048, 1024 or 512 pixels. For our

$$
p_{\text{row-miss-D}} = \frac{N-1}{L} \tag{1}
$$

The cycle for a complete SDRAM access deeply depends on For constant data length N, larger size of row means fewer row the state of the bank addressed by the SDRAM access. Fig. 1(a) miss and the longer data length leads to higher row-miss and Fig. l(b) show a simplified bank state diagram and the probability with fixed row size. Extending above observations access latencies due to different access statuses: bank miss, row to 2-D domain, the total row miss with horizontal row miss and

$$
p_{row-miss-2D} = \frac{N_X - 1}{L_X} + \frac{N_Y - 1}{L_Y}
$$
 (2)

fixed for a certain type of SDRAM, which implies $L_x*L_y = \Omega$. B. Memory access in motion compensation Thus, the width and height of the row window are affected each For video applications, the memory request is usually to get a other. The row miss probability should be adjusted as follows:

$$
p_{\text{row-miss-2D}} = \frac{N_x - 1}{L_x} + \frac{N_y - 1}{\Omega / L_x} = \frac{\Omega^*(N_x - 1) + L_x^2*(N_y - 1)}{L_x * \Omega} \tag{3}
$$

row-miss probability has the minimum value when L_x is equal

Above formula is quite simplified. To be practical, we characteristic. The position number that is divisible by 4, which means the 0^{th} , $4th$, $8th$, $12th$... $4kth$... pixels of row window in vertical or in The area for block 0: horizontal, has higher probability to appear. Generally $(2L+N)^{\alpha}(2L+N)$ The area we may $\bigotimes_{\text{recues: for block} } \bigotimes_{\text{request. for block} }$ The area we may $\bigvee_{\text{recues: for block} }$ (2L+N)*(2L+N) speaking, p_{4k} is 1.5 to 2.5 times larger than others according to our simulation, where p_{4k} denotes the probability of 0^{th} , 4^{th} , 8^{th} , The area for block 1; 12^{th} ... $4k^{\text{th}}$... positions. This is because the smallest block $(2L+N)^{2}(2L+N)$ lenoth is 4 and the effect of zero motion vector. The blocks with length is 4 and the effect of zero motion vector. The blocks with zero motion vectors are usually referenced for background Block Ortellapped area: image. For larger quantization parameter, this effect becomes
(2D)⁸(2L+N) more significant. Thus the row miss probability of H 264 more significant. Thus, the row miss probability of H.264 motion compensation is

$$
P_{\text{row-miss-MC}} = \sum_{N_x=4,8,9,13,16,21} (p_{N_x} * \sum_{n=L_x-N_x+1}^{L_x} p_n) + \sum_{N_y=4,8,9,13,16,21} (p_{N_x} * \sum_{m=L_y-N_y+1}^{L_x} p_m)
$$
\n
$$
= \frac{5* p_{N_x+1} + 11* p_{N_x+9} + 10* p_{N_x+8} + 16* p_{N_x+15} + 20* p_{N_x+16} + 25* p_{N_x+21}}{L_x + L_x / 4} + \frac{5* p_{N_x+1} + 11* p_{N_x+9} + 10* p_{N_x+15} + 20* p_{N_x+16} + 25* p_{N_x+21}}{L_x + L_x / 4} + \frac{5* p_{N_x+1} + 11* p_{N_x+9} + 10* p_{N_x+16} + 20* p_{N_x+17} + 20*
$$

According to the characteristics of video data, we can derive where the P_{NXA} is the probability of data length equal to 4 pixels

To ease analysis without loss of generality, we degrade this Combining Eq. (4) with simulation statistics, we can find the

$$
\frac{16.866 * \Omega + 16.133 * L_x^2}{L_x * \Omega} \tag{5}
$$

targeted SDRAM, 2048 pixels in a row, the optimized window size should be a $46x44$ rectangle. However, it is hard to

implement the translation with the 46x44 windows. We adjust \leftarrow 64 bytes the window size to 64x32. Because 32 and 64 are powers of 2, $\frac{1}{N}$ $\frac{1}{N}$ $\frac{1}{N}$ c 1 senk s 1

B. Simulation results

Fig. 3 shows the statistics of row miss in different window $\frac{1}{\text{Rank 2}}$ sank 3 and $\frac{1}{\text{Rank 3}}$ and $\frac{2}{\text{Rank 2}}$ size. The test sequences are crew, night, sailormen, and harbour in 525 SD frame size. Comparing with the linear translation like lx2048 and 2048xl window size, the 64x32 mapping reduces about 84% of row miss rate. Compared with the Fig. 5. Bank arrangement with optimization optimal 46x44 mapping, the 64x32 mapping has slightly low row miss due to more frequent horizontal motion and 4x4 block With the data arrangement mentioned before, the size. The rows with large size can decrease the probability of requests can be classified to three kinds as shown in Fig. 6, by row break, thus the 32x32 window has higher row miss count assuming open all required rows at the beginning of every than 64x32. Due to the video sequences characteristics, the request to reduce the control overhead and ease the hardware occurrence of horizontal break is more frequent than vertical. design. Thus, the 64x32 mapping can lead to better performance.

Fig. 4. Translation of physical location and image position Fig. 6. Request classification

C. The memory mappings and operations

memory and image position in spatial domain. The latency of data break in horizontal and vertical as illustrated in Fig. 6.
single request can be reduced with bank interleaving operation Four row breaks are encountered in single request can be reduced with bank interleaving operation as shown in Fig. 5. limitation of SDRAM access cycle, one cycle latency is

Case 1: all data of single access are contained in a row.

row miss prob. in different windows It is clear that this case introduces no row miss, since all the $\frac{70}{20}$ data to be requested are stored in a row. The memory operation $\overline{}$ contains the row activation, data reading and precharging. Fig. ⁴⁰ C 64x32 complete this access, where ^L denotes the number of accessed

 $\frac{1.116680411}{49.0486445}$ $\frac{9.96174166}{58.74551384}$ banks. We can shorten the latency with bank alternating access. Fig. ⁷ shows the operations of case 2. We open the rows we Fig. 3. Miss rate in different row windows may access, read the data in determined order and then precharge the opened row. Total cycle count is L+5.

Fig. 4 illustrates the mapping between physical location in Case 3: all data of single access are stored in four rows. The emory and image position in spatial domain. The latency of data break in horizontal and vertical as

introduced to meet timing requirement. Fig. 7 illustrates the operations. The number of total cycles is L+7.

The probability distribution of these cases is shown in Fig. 8. With the increasing quantization parameters, the cross-bank cases decrease rapidly due to more zero motion vector in high QP. Besides, this result also shows that case 1 occurs most in total accesses. This means we usually only need to open one row in a single request and thus reduce extra bandwidth requirement. All a states of the states

bank cross distribution

Fig. 8. Distribution of access types

IV. INTER REQUEST OPTIMIZATION

In intra-request optimization, we have determined the REFERENCES optimized data mapping to reduce the row misses. Furthermore, [1] J.-H. Li, N. Ling, "Architecture and bus-arbitration schemes for MPEG-2
for successive requests, the requested data has high probability video decoder," IEE for successive requests, the requested data has high probability video decoder," IEEE Transaction on Circuits to be stored in the same row due to overlanned search range Technology, vol. 9, pp.727 – 736, Aug. 1999 to be stored in the same row due to overlapped search range. Technology, vol. 9, pp.727 - 736, Aug. 1999
[2] N. Ling, N.-T. Wang, D.-J. Ho, "An efficient controller scheme for This access can get the same benefit as the intra request without any row miss. However, there is still a certain amount of data stored in different rows. Thus row miss will occur if closing [3] H. Kim, I.-C. Park, "High-performance and low-power memory-interface
unused rows by precharging the banks and opening the new architecture for video process unused rows by precharging the banks and opening the new architecture for video processing applications," IEEE Transaction on
Circuits and Systems for Video Technology, vol. 11, pp. 1160 – 1170, rows. To reduce such row misses, we shall consider when and $\frac{C_{\text{ICULS}}}{N_{\text{OVL}}}$ 2001 how to close the row by precharing. [4] S.-I. Park, Y. Yi, I.-C. Park, "High performance memory mode control for

banks or precharge single bank. Precharing each bank pp.1348 - 1353, Nov. 2003
congrately is preferred to eacily reduce row miss. However. [5] H.-Y. Kang, K.-A. Jeong, J.-Y. Bae, Y.-S. Lee, S.-H. Lee, "MPEG4 separately is preferred to easily reduce row miss. However, [5] H.-Y. Kang, K.-A. Jeong, J.-Y. Bae, Y.-S. Lee, S.-H. Lee, "MPEG4" individual precharging has overheads to send more explicit controller," proc. International Symposium on Circuits and Systems, vol. commands to close corresponding rows. In contrast, only one 2, pp. II - 145-8, May 2004
command is needed for all banks precharging With single bank [6] J. Zhu, L. Hou, W. Wu, R. Wang, C. Huang, J.-T. Li, "High Performance command is needed for all banks precharging. With single bank [6] J. Zhu, L. Hou, W. Wu, R. Wang, C. Huang, J.-T. Li, "High Performance" presents are considered from two reals from two reals of the synchronous DRAMs Contro precharging, we can save one row break from two row breaks Synchronous DRAMs Controller in H.264 HDTV Decoder", proc. to one break, which is relatively small when compared with the Technology vol. 3 pp. 1621 – 1624 Oct 2004 one from one break to zero break. The actual gain by simulation [7] K.-B. Lee and C.-W. Jen, "Design and verification for configurable is about 0.1% in total memory access cycles. The benefit is so memory controller - Memory interface socket soft IP," Journal of the small that we can neglect it. Thus, we choose all banks Chinese Institute of Electrical Engineering, vol. 8, no. 4, pp.309-323, precharging as our solution considering the hardware control 2001. cost and bandwidth performance.

V. SIMULATION RESULTS

With above intra and inter request optimization, we can $\frac{1000 \times 1000 \times 1000}{1000 \times 1000}$ = $\frac{1000 \times 1000}{1000 \times 1000}$ efficiently reduce the miss rate from 6.8% (without inter-request optimization) to 1.8% from simulation. Table ^I COLORED ACT (NOD ACT CEAD ACT CEAD TEAD) - READ (PRE) WORD SHOWS the comparisons of bandwidth requirement with other designs, while the data of [6] is from our implementation. Our proposed scheme can reduce extra memory access overhead, Fig. 7. Request operations in different cases needs less time to transfer data, and thus save 37% of bandwidth compared to Zhu's design at 525SD video size.

VI. CONCLUSION

 $\frac{408}{308}$ compensation used in H.264 video coding. Our scheme can save 37% of memory bandwidth when compared to the ^{20%} previous approach. This scheme can be applied to the memory $\frac{1}{\sqrt{1-\frac{1}{2}}\sqrt{\frac{1}{2}}\sqrt{\frac{1}{2}}\sqrt{\frac{1}{2}}}}$ controller design and can co-work with the selected $\frac{\frac{q_{\text{peak}}}{q_{\text{peak}}}$
 $\frac{q_{\text{peak}}}{q_{\text{peak}}}$
 $\frac{1.763961321}{23.55624675}$
 $\frac{1.363961321}{20.01307293}$
 $\frac{1.459669595216}{14.59669593}$
 $\frac{1.45966959216}{14.59669593}$
 $\frac{1.45966959216}{14.59669593}$
 $\frac{1.4596695$ $\frac{\text{Reses 2}}{\text{Reses 1}}$ 23.55624675 20.01307293 14.54669593 types of memory access in video decoding since these types are subset of that in motion compensation.

Acknolwedgement

This research is sponsored by National Science Council, Taiwan, R.O.C., under grant NSC-922215-E-009-014.

-
- MPEG-2 video decoder," IEEE Transaction on Consumer Electronics, vol.
44, pp.451 458, May 1998
-
- There are two types of precharge command, precharge all HDTV decoders," IEEE Transaction on Consumer Electronics, vol. 49,
nks. or precharge single bank Precharing each bank pp.1348 1353, Nov. 2003
	-
	-
	-