References

Chapter 1

[1.1] The International Technology Roadmap for Semiconductors (ITRS), Semiconductor Ind. Assoc., 2005.

[1.2] M. L. Lee, E. A. Fitzgerald, M. T. Bulsara, M. T. Currie, and A. Lochtefeld, "Strained Si, SiGe, and Ge channels for high-mobility metal-oxide-semiconductor field-effect transistors" *J. Appl. Phys*, **97**, pp.011101-1–011101-27, 2005.

[1.3] J. C. Lee, H. J. Cho, C. S. Kang, S. J. Rhee, Y. H. Kim, R. Choi, C. Y. Kang, C. H. Choi, and M. Akbar, "High-*k* dielectrics and MOSFET characteristics," *Int. Electron Device Meet. Tech. Dig.*, pp.95–98, 2003.

[1.4] D. J. Frank, S. E. Laux, and M. V. Fischetti, "Monte Carlo simulation of a 30 nm dual-gate MOSFET: how short can Si go?" *Int. Electron Device Meet. Tech. Dig.*, pp.533–556, 1992.

[1.5] T. Ghani *et al.*, "A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained Si CMOS transistors," *Int. Electron Device Meet. Tech. Dig.*, pp.978–980, 2003.

[1.6] M. Horstmann *et al.*, "Integration and optimization of embedded SiGe, compressive and tensile stressed liner films, and stress memorization in advanced SOI CMOS technologies," *Int. Electron Device Meet. Tech. Dig.*, pp.233–236, 2005.

[1.7] P. Bai *et al.*, "A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 μm^2 SRAM cell," *Int. Electron Device Meet. Tech. Dig.*, pp.657–660, 2004.

[1.8] H. S. Yang *et al.*, "Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturing," *Int. Electron Device Meet. Tech. Dig.*,

pp.1075–1078, 2004.

[1.9] S. E. Thompson, R. S. Chau, T. Ghani, K. Mistry, S. Tyagi, and M. T. Bohr, "In search of "forever," continued transistor scaling one new material at a time," *IEEE Trans. Semicond. Manuf.*, **18**, pp.26–36, 2005.

[1.10] H.-N. Lin, H.-W. Chen, C.-H. Ko, C.-H. Ge, H.-C. Lin, T.-Y. Huang, W.-C. Lee, and D. D. Tang, "The impact of uniaxial strain engineering on channel backscattering in nanoscale MOSFETs," *VLSI Symp. Tech. Dig.*, pp.174–175, 2005.

[1.11] M. Lundstrom, *Fundamentals of Carrier Transport*, 2nd ed., Cambridge University Press, Cambridge, UK, 2000.

[1.12] M. Lundstrom, "Scattering theory of the short channel MOSFET," *Int. Electron Device Meet. Tech. Dig.*, pp.387–390, 1996.

[1.13] A. Rahman, and M. S. Lundstrom, "A compact scattering model for the nanoscale double-gate MOSFET," *IEEE Trans. Electron Devices*, **49**, pp.481–489, 2002.

[1.14] S. Datta, F. Assad, and M. S. Lundstrom, "The silicon MOSFET from a transmission viewpoint," *Superlatt. Microstruct*, **23**, pp.771–780, 1998.

[1.15] F. Assad, Z. Ren, D. Vasileska, S. Datta, and M. S. Lundstrom, "On the performance limits for Si MOSFET's: a theoretical study," *IEEE Trans. Electron Devices*, **47**, pp.232–240, 2000.

[1.16] M. Lundstrom, and Z. Ren, "Essential physics of carrier transport in nanoscale MOSFETs," *IEEE Trans. Electron Devices*, **49**, pp.133–141, 2002.

[1.17] J. P. Mckelvey, R. L. Longini, and T. P. Brody, "Alternative approach to the solution of added carrier transport problems in semiconductors," *Phys. Rev.*, **123**, pp.51–57, 1961.

[1.18] W. Shockley, "Diffusion and drift of minority carriers in semiconductors for

comparable capture and scattering mean free paths," *Phys. Rev.*, **125**, pp.1570–1576, 1962.

[1.19] M. Lundstrom, "On the mobility versus drain current relation for a nanoscale MOSFET," *IEEE Elec. Dev. Lett.*, **22**, pp.293–295, 2001.

[1.20] A. Lochtefeld, and D. A. Antoniadis, "On experimental determination of carrier velocity in deeply scaled NMOS: how close to the thermal limit?" *IEEE Elec. Dev. Lett.*, **22**, pp.95–97, 2001.

[1.21] F. Assad, Z. Ren, S. Datta and M. Lundstrom, "Performance limits of silicon MOSFET's," *Int. Electron Device Meet. Tech. Dig.*, pp.547–550, 1999.

[1.22] H.-N. Lin, H.-W. Chen, C.-H. Ko, C.-H. Ge, H.-C. Lin, T.-Y. Huang, and W.-C. Lee, "Channel backscattering characteristics of uniaxially strained nanoscale CMOSFETs," *IEEE Elec. Dev. Lett.*, **26**, pp.676–678, 2005.

[1.23] H.-N. Lin, H.-W. Chen, C.-H. Ko, C.-H. Ge, H.-C. Lin, T.-Y. Huang, and W.-C. Lee, "Channel backscattering characteristics of strained pMOSFETs with embedded SiGe source/drain," *Int. Electron Device Meet. Tech. Dig.*, pp.147–150, 2005.

[1.24] H.-W. Chen, H.-N. Lin, C.-H. Ko, C.-H. Ge, H.-C. Lin, T.-Y. Huang, and W.-C. Lee, "Strain-induced channel backscattering modulation in nanoscale CMOSFETs," *Symp. on VLSI Technology, Systems, and Applications*, pp.62–63, 2006.

[1.25] H.-N. Lin, H.-W. Chen, C.-H. Ko, C.-H. Ge, H.-C. Lin, T.-Y. Huang, and W.-C. Lee, "Characterizing the channel backscattering behavior in nanoscale strained complementary metal oxide semiconductor field-effect transistors," accepted and to be published in *Jpn. J. Appl. Phys.* Part 1, **45**, 2006.

[1.26] Y. Taur, "MOSFET channel length: extraction and interpretation," *IEEE Trans. Electron Devices*, **47**, pp.160–170, 2000.

[1.27] G. Niu, J. D. Cressler, S. J. Mathew, and S. Subbanna, "A total resistance slope-based effective channel mobility extraction method for deep submicrometer CMOS technology," *IEEE Trans. Electron Devices*, **46**, pp.1912–1914, 1999.

[1.28] A. Rahman, and M. S. Lundstrom, "A compact scattering model for the nanoscale double-gate MOSFET," *IEEE Trans. Electron Devices*, **49**, pp.481–489, 2002.

Chapter 2

[2.1] The International Technology Roadmap for Semiconductors (ITRS), Semiconductor Ind. Assoc., 2005.

[2.2] M. L. Lee, E. A. Fitzgerald, M. T. Bulsara, M. T. Currie, and A. Lochtefeld, "Strained Si, SiGe, and Ge channels for high-mobility metal-oxide-semiconductor field-effect transistors" *J. Appl. Phys*, **97**, pp.011101-1–011101-27, 2005.

[2.3] J. C. Lee, H. J. Cho, C. S. Kang, S. J. Rhee, Y. H. Kim, R. Choi, C. Y. Kang, C. H. Choi, and M. Akbar, "High-*k* dielectrics and MOSFET characteristics," *Int. Electron Device Meet. Tech. Dig.*, pp.95–98, 2003.

[2.4] D. J. Frank, S. E. Laux, and M. V. Fischetti, "Monte Carlo simulation of a 30 nm dual-gate MOSFET: how short can Si go?" *Int. Electron Device Meet. Tech. Dig.*, pp.533–556, 1992.

[2.5] D. A. Antoniadis, "MOSFET scalability limits and "new frontier" devices," *VLSI Symp. Tech. Dig.*, pp.2–5, 2002.

[2.6] M. Lundstrom, *Fundamentals of Carrier Transport*, 2^{nd} ed., Cambridge University Press, Cambridge, UK, 2000.

[2.7] G. Curatola, G. Doornbos, J. Loo, Y. V. Ponomarev, and G. Iannaccone,

"Detailed modeling of sub-100-nm MOSFETs based on Schrődinger DD per subband and experiments and evaluation of the performance gap to ballistic transport," *IEEE Trans. Electron Devices*, **52**, pp.1851–1858, 2005.

[2.8] G. G. Shahidi, D. A. Antoniadis, and H. I. Smith, "Electron velocity overshoot at room and liquid nitrogen temperatures in silicon inversion layers," *IEEE Elec. Dev. Lett.*, **9**, pp.94–96, 1988.

[2.9] S. Y. Chou, D. A. Antoniadis, and H. I. Smith, "Observation of electron velocity overshoot in sub-100-nm-channel MOSFET's in silicon," *IEEE Elec. Dev. Lett.*, **6**, pp.665–667, 1985.

[2.10] M. Lundstrom, "Scattering theory of the short channel MOSFET," *Int. Electron Device Meet. Tech. Dig.*, pp.387–390, 1996.

[2.11] A. Rahman, and M. S. Lundstrom, "A compact scattering model for the nanoscale double-gate MOSFET," *IEEE Trans. Electron Devices*, **49**, pp.481–489, 2002.

[2.12] S. Datta, F. Assad, and M. S. Lundstrom, "The silicon MOSFET from a transmission viewpoint," *Superlatt. Microstruct*, **23**, pp.771–780, 1998.

[2.13] F. Assad, Z. Ren, D. Vasileska, S. Datta, and M. S. Lundstrom, "On the performance limits for Si MOSFET's: a theoretical study," *IEEE Trans. Electron Devices*, **47**, pp.232–240, 2000.

[2.14] M. Lundstrom, and Z. Ren, "Essential physics of carrier transport in nanoscale MOSFETs," *IEEE Trans. Electron Devices*, **49**, pp.133–141, 2002.

[2.15] J. P. Mckelvey, R. L. Longini, and T. P. Brody, "Alternative approach to the solution of added carrier transport problems in semiconductors," *Phys. Rev.*, **123**, pp.51–57, 1961.

[2.16] W. Shockley, "Diffusion and drift of minority carriers in semiconductors for comparable capture and scattering mean free paths," *Phys. Rev.*, **125**,

1896

pp.1570–1576, 1962.

[2.17] Y. Taur, and T. H. Ning, *Fundamentals of Modern VLSI Devices*, Cambridge University Press, Cambridge, UK, 1998.

[2.18] K. Natori, "Ballistic metal-oxide-silicon field effect transistor," *J. Appl. Phys.*, **76**, pp.4879–4890, 1994.

[2.19] H. Hu, J. B. Jacobs, L. T. Su, and D. A. Antoniadis, "A study of deep-submicron MOSFET scaling based on experiment and simulation," *IEEE Trans. Electron Devices*, **42**, pp.669–677, 1995.

[2.20] M. Lundstrom, "Elementary scattering theory of the Si MOSFET," *IEEE Elec. Dev. Lett.*, **18**, pp.361–363, 1997.

[2.21] F. Assad, Z. Ren, S. Datta and M. Lundstrom, "Performance limits of silicon MOSFET's," *Int. Electron Device Meet. Tech. Dig.*, pp.547–550, 1999.

[2.22] M. R. Pinto, E. Sangiorgi, and J. Bude, "Silicon MOS transconductance scaling into the overshoot regime," *IEEE Elec. Dev. Lett.*, **14**, pp.375–378, 1993.

[2.23] P. J. Price, "Monte Carlo calculation of electron transport in solids," *Semiconductros and Semimetals*, **14**, pp.249–334, 1979.

[2.24] F. Berz, "The Bethe condition for thermionic emission near an absorbing boundary," *Solid State Electron.*, **28**, pp.1007–1013, 1985.

[2.25] G. Timp *et al.*, "The ballistic nano-transistor," *Int. Electron Device Meet. Tech. Dig.*, pp.55–58, 1999.

[2.26] M.-J. Chen, H.-T. Huang, Y.-C. Chou, R.-T. Chen, Y.-T. Tseng, P.-N. Chen, and C. H. Diaz, "Separation of channel backscattering coefficients in nanoscale MOSFETs," *IEEE Trans. Electron Devices*, **51**, pp.1409–1415, 2004.

[2.27] T. Mizuno, and R. Ohba, "Experimental study of nonstationary electron

transport in sub-0.1 μm metal-oxide-silicon devices: velocity overshoot and its degradation mechanism," *J. Appl. Phys.*, **82**, pp.5235–5240, 1997.

[2.28] M.-J. Chen, H.-T. Huang, K.-C. Huang, P.-N. Chen, C.-S. Chang, and C. H. Diaz, "Temperature dependent channel backscattering coefficients in nanoscale MOSFETs," *Int. Electron Device Meet. Tech. Dig.*, pp.39–42, 2002.

[2.29] S. Takagi, "Re-examination of subband structure engineering in ultra-short channel MOSFETs under ballistic carrier transport," *VLSI Symp. Tech. Dig.*, pp.115–116, 2003.

[2.30] E. Fuchs, P. Dollfus, G. L. Carval, S. Barraud, D. Villanueva, F. Salvetti, H. Jaouen, and T. Skotnicki, "A new backscattering model giving a description of the quasi-ballistic transport in nano-MOSFETs," *IEEE Trans. Electron Devices*, **52**, pp.2280–2289, 2005.

[2.31] A. Lochtefeld, and D. A. Antoniadis, "On experimental determination of carrier velocity in deeply scaled NMOS: how close to the thermal limit?" *IEEE Elec. Dev. Lett.*, **22**, pp.95–97, 2001.

[2.32] H.-N. Lin, H.-W. Chen, C.-H. Ko, C.-H. Ge, H.-C. Lin, T.-Y. Huang, and W.-C. Lee, "Channel backscattering characteristics of uniaxially strained nanoscale CMOSFETs," *IEEE Elec. Dev. Lett.*, **26**, pp.676–678, 2005.

[2.33] J. S. Blakemore, "Approximations for Fermi-Dirac integrals, especially the function $\Im_{1/2}(\eta)$ used to describe electron density in a semiconductor," *Solid State Electron.*, **25**, pp.1067–1076, 1982.

Chapter 3

[3.1] T. Ghani *et al.*, "A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors," *Int.*

Electron Device Meet. Tech. Dig., pp.978–980, 2003.

[3.2] S. E. Thompson *et al.*, “A 90-nm logic technology featuring strained-silicon,” *IEEE Trans. Electron Devices*, **51**, pp.1790–1797, 2004.

[3.3] C.-H. Ge *et al.*, “Process-strained Si (PSS) CMOS technology featuring 3D strain engineering,” *Int. Electron Device Meet. Tech. Dig.*, pp.73–76, 2003.

[3.4] M. Lundstrom, “On the mobility versus drain current relation for a nanoscale MOSFET,” *IEEE Elec. Dev. Lett.*, **22**, pp.293–295, 2001.

[3.5] A. Rahman, and M. S. Lundstrom, “A compact scattering model for the nanoscale double-gate MOSFET,” *IEEE Trans. Electron Devices*, **49**, pp.481–489, 2002.

[3.6] S. Takagi, “Re-examination of subband structure engineering in ultra-short channel MOSFETs under ballistic carrier transport,” *VLSI Symp. Tech. Dig.*, pp.115–116, 2003.

[3.7] P. Palestri, D. Esseni, S. Eminente, C. Fiegna, E. Sangiorgi and L. Selmi, “Understanding quasi-ballistic transport in nano-MOSFETs: part I–scattering in the channel and in the drain,” *IEEE Trans. Electron Devices*, **52**, pp.2727–2735, 2005.

[3.8] K. Natori, “Ballistic metal-oxide-silicon field effect transistor,” *J. Appl. Phys.*, **76**, pp.4879–4890, 1994.

[3.9] G. Curatola, G. Doornbos, J. Loo, Y. V. Ponomarev, and G. Iannaccone, “Detailed modeling of sub-100-nm MOSFETs based on Schrődinger DD per subband and experiments and evaluation of the performance gap to ballistic transport,” *IEEE Trans. Electron Devices*, **52**, pp.1851–1858, 2005.

[3.10] E. Fuchs, P. Dollfus, G. L. Carval, S. Barraud, D. Villanueva, F. Salvetti, H. Jaouen, and T. Skotnicki, “A new backscattering model giving a description of the quasi-ballistic transport in nano-MOSFETs,” *IEEE Trans. Electron*

Devices, **52**, pp.2280–2289, 2005.

[3.11] G. Mugnaini, and G. Iannaccone, "Physics-based compact model of nanoscale MOSFETs-part I: transition from drift-diffusion to ballistic transport," *IEEE Trans. Electron Devices*, **52**, pp.1795–1801, 2005.

[3.12] M. Lundstrom, "Elementary scattering theory of the Si MOSFET," *IEEE Elec. Dev. Lett.*, **18**, pp.361–363, 1997.

[3.13] E. Fuchs, S. Orain, C. Ortolland, P. Dollfus, G. L. Carval, D. Villanueva, A. Dray, H. Jaouen, and T. Skotnicki, "A new quasi ballistic model for strained MOSFET," *International Conference on Simulation of semiconductor Processes and Devices*, pp.303–306, 2005.

[3.14] M. Ferrier, R. Clerc, G. Ghibaudo, F. Boeuf, and T. Skotnicki, "Analytical model for quantization on strained ad unstrained bulk nMOSFET and its impact on quasi-ballistic current," *Solid State Electron.*, **50**, pp.69–77, 2006.

[3.15] H.-N. Lin, H.-W. Chen, C.-H. Ko, C.-H. Ge, H.-C. Lin, T.-Y. Huang, and W.-C. Lee, "Characterizing the channel backscattering behavior in nanoscale strained complementary metal oxide semiconductor field-effect transistors," accepted and to be published in *Jpn. J. Appl. Phys.* Part 1, **45**, 2006.

[3.16] H.-N. Lin, H.-W. Chen, C.-H. Ko, C.-H. Ge, H.-C. Lin, T.-Y. Huang, W.-C. Lee, and D. D. Tang, "The impact of uniaxial strain engineering on channel backscattering in nanoscale MOSFETs," *VLSI Symp. Tech. Dig.*, pp.174–175, 2005.

[3.17] H.-N. Lin, H.-W. Chen, C.-H. Ko, C.-H. Ge, H.-C. Lin, T.-Y. Huang, and W.-C. Lee, "Channel backscattering characteristics of uniaxially strained nanoscale CMOSFETs," *IEEE Elec. Dev. Lett.*, **26**, pp.676–678, 2005.

[3.18] H.-N. Lin, H.-W. Chen, C.-H. Ko, C.-H. Ge, H.-C. Lin, T.-Y. Huang, and W.-C. Lee, "Channel backscattering characteristics of strained pMOSFETs

with embedded SiGe source/drain," *Int. Electron Device Meet. Tech. Dig.*, pp.147–150, 2005.

[3.19] H.-W. Chen, H.-N. Lin, C.-H. Ko, C.-H. Ge, H.-C. Lin, T.-Y. Huang, and W.-C. Lee, "Strain-induced channel backscattering modulation in nanoscale CMOSFETs," *Symp. on VLSI Technology, Systems, and Applications*, pp.62–63, 2006.

[3.20] M.-J. Chen, H.-T. Huang, K.-C. Huang, P.-N. Chen, C.-S. Chang, and C. H. Diaz, "Temperature dependent channel backscattering coefficients in nanoscale MOSFETs," *Int. Electron Device Meet. Tech. Dig.*, pp.39–42, 2002.

[3.21] F. Andrieu, T. Ernst, C. Ravit, M. Jurczak, G. Ghibaudo, and S. Deleonibus, "In-depth characterization of the hole mobility in 50-nm process-induced strained MOSFETs," *IEEE Elec. Dev. Lett.*, **26**, pp.755–757, 2005.

[3.22] F. Lime, F. Andrieu, J. Derix, G. Ghibaudo, F. Boeuf, and T. Skotnicki, "Low temperature characterization of effective mobility in uniaxially and biaxially strained N-MOSFETs," *Proceedings of European Solid-State Device Research Conference*, pp.525–528, 2005.

[3.23] N. Sugii, and K. Washio, "Low-temperature electrical characteristics of strained-Si MOSFETs," *Jpn. J. Appl. Phys.*, **42**, pp.1924–1927, 2003.

[3.24] S. Selberherr, "MOS device modeling at 77K," *IEEE Trans. Electron Devices*, **36**, pp.1464–1474, 1989.

[3.25] C. Jungemann, and B. Meinerzhagen, "MC simulation of strained Si/SiGe devices," *Proceedings of European Solid-State Device Research Conference*, pp.9–14, 2003.

[3.26] A. Lochtefeld, and D. A. Antoniadis, "On experimental determination of carrier velocity in deeply scaled NMOS: how close to the thermal limit?"

IEEE Elec. Dev. Lett., **22**, pp.95–97, 2001.

[3.27] A. Kumar, M. V. Fischetti, and S. E. Laux, “Monte-Carlo simulations of performance scaling in strained-Si nMOSFETs,” *International Conference on Simulation of semiconductor Processes and Devices*, pp.299–302, 2005.

[3.28] M. Ferrier, R. Clerc, Q. Rafhay, F. Dauge, G. Pananakakis, G. Ghibaudo, F. Boeuf, and T. Skotnicki, “Injection velocity optimization in quasi-ballistic Si-nMOSFETs,” *Si Nanoelectronics Workshop*, pp.9–10, 2006.

[3.29] K. Rim, S. Narasimha, M. Longstreet, A. Mocuta, and J. Cai, “Low field mobility characteristics of sub-100 nm unstrained and strained Si MOSFETs,” *Int. Electron Device Meet. Tech. Dig.*, pp.43–46, 2002.

[3.30] K. Aflatooni, and A. Nathan, “Heat transport properties of semiconductors under nonuniform stress” *Appl. Phys. Lett.*, **66**, pp.1110–1111, 1995.

[3.31] P. R. Chidambaram, B. A. Smith, L. H. Hall, H. Bu, S. Chakravarthi, Y. Kim, A. V. Samoilov, A. T. Kim, P. J. Jones, R. B. Irwin, M. J. Kim, A. L. P. Rotondaro, C. F. Machala, and D. T. Grider, “35% drive current improvement from recessed-SiGe drain extensions on 37 nm gate length PMOS,” *VLSI Symp. Tech. Dig.*, pp.48–49, 2004.

[3.32] K. Mistry, M. Armstrong, C. Auth, S. Cea, T. Coan, T. Ghani, T. Hoffmann, A. Murthy, J. Sandford, R. Shaheed, K. Zawadzki, K. Zhang, S. Thompson, and M. Bohr, “Delaying forever: uniaxial strained Si transistors in a 90nm CMOS technologies,” *VLSI Symp. Tech. Dig.*, pp.50–51, 2004.

[3.33] K. Natori, N. Wada, and T. Kurusu, “New Monte Carlo simulation technique for quasi-ballistic transport in ultrasmall metal oxide semiconductor field-effect transistors,” *Jpn. J. Appl. Phys.*, **44**, pp.6463–6470, 2005.

[3.34] S. Datta, F. Assad, and M. S. Lundstrom, “The silicon MOSFET from a transmission viewpoint,” *Superlatt. Microstruct*, **23**, pp.771–780, 1998.

[3.35] F. Assad, Z. Ren, D. Vasileska, S. Datta, and M. S. Lundstrom, "On the performance limits for Si MOSFET's: a theoretical study," *IEEE Trans. Electron Devices*, **47**, pp.232–240, 2000.

Chapter 4

[4.1] The International Technology Roadmap for Semiconductors (ITRS), Semiconductor Ind. Assoc., 2005.

[4.2] S. E. Thompson, R. S. Chau, T. Ghani, K. Mistry, S. Tyagi, and M. T. Bohr, "In search of "forever," continued transistor scaling one new material at a time," *IEEE Trans. Semicond. Manuf.*, **18**, pp.26–36, 2005.

[4.3] S. E. Thompson *et al.*, "A 90-nm logic technology featuring strained-Silicon," *IEEE Trans. Electron Devices*, **51**, pp.1790–1797, 2004.

[4.4] Y. G. Wang, D. B. Scott, J. Wu, J. L. Waller, J. Hu, K. Liu, and V. Ukraintsev, "Effects of uniaxial mechanical stress on drive current of 0.13 μm MOSFETs" *IEEE Trans. Electron Devices*, **50**, pp.529–531, 2003.

[4.5] D. K. Schroder, *Semiconductor Material and Device Characterization*, Wiley-Interscience, New York, pp.223–234, 1998.

[4.6] Y. Taur, "MOSFET channel length: extraction and interpretation," *IEEE Trans. Electron Devices*, **47**, pp.160–170, 2000.

[4.7] G. Niu, J. D. Cressler, S. J. Mathew, and S. Subbanna, "A total resistance slope-based effective channel mobility extraction method for deep submicrometer CMOS technology," *IEEE Trans. Electron Devices*, **46**, pp.1912–1914, 1999.

[4.8] H. V. Meer, K. Henson, J.-H. Lyu, M. Rosmeulen, S. Kubicek, N. Collaert, and K. D. Meyer, "Limitations of shift-and-ratio based L_{eff} extraction techniques for MOS transistors with halo or pocket implants," *IEEE Elec.*

Dev. Lett., **21**, pp.133–136, 2000.

[4.9] G. J. Hu, C. Chang, and Y.-T. Chia, "Gate-voltage-dependent effective channel length and series resistance of LDD MOSFET's," *IEEE Trans. Electron Devices*, **34**, pp.2469–2475, 1987.

[4.10] D. Esseni, H. Iwai, M. Saito, and B. Riccó, "Nonscaling of MOSFET's linear resistance in the deep submicrometer regime," *IEEE Elec. Dev. Lett.*, **19**, pp.131–133, 1998.

[4.11] K. Rim, S. Narasimha, M. Longstreet, A. Mocuta, and J. Cai, "Low field mobility characteristics of sub-100 nm unstrained and strained Si MOSFETs," *Int. Electron Device Meet. Tech. Dig.*, pp.43–46, 2002.

[4.12] H.-N. Lin, H.-W. Chen, C.-H. Ko, C.-H. Ge, H.-C. Lin, T.-Y. Huang, and W.-C. Lee, "Correlating drain current with strain-induced mobility in nanoscale strained CMOSFETs," *IEEE Elec. Dev. Lett.*, **27**, pp.659–661, 2006.

[4.13] K. K. Ng, and W. T. Lynch, "Analysis of the gate-voltage-dependent series resistance of MOSFET's," *IEEE Trans. Electron Devices*, **33**, pp.965–972, 1986.

[4.14] C.-H. Ge *et al.*, "Process-strained Si (PSS) CMOS technology featuring 3D strain engineering," *Int. Electron Device Meet. Tech. Dig.*, pp.73–76, 2003.

[4.15] S. E. Laux, and M. V. Fischetti, "Monte-Carlo simulation of submicrometer Si n-MOSFET's at 77 and 300 K," *IEEE Elec. Dev. Lett.*, **9**, pp.467–469, 1988.

[4.16] M. R. Pinto, E. Sangiorgi, and J. Bude, "Silicon MOS transconductance scaling into the overshoot regime," *IEEE Elec. Dev. Lett.*, **14**, pp.375–377, 1993.

[4.17] M. Lundstrom, "Elementary scattering theory of the Si MOSFET," *IEEE*

Elec. Dev. Lett., **18**, pp.361–363, 1997.

[4.18] A. Lochtefeld, and D. A. Antoniadis, “Investigating the relationship between electron mobility and velocity in deeply scaled NMOS via mechanical stress,” *IEEE Elec. Dev. Lett.*, **22**, pp.591–593, 2001.

[4.19] M. Lundstrom, “On the mobility versus drain current relation for a nanoscale MOSFET,” *IEEE Elec. Dev. Lett.*, **22**, pp.293–295, 2001.

[4.20] A. Lochtefeld, and D. A. Antoniadis, “On experimental determination of carrier velocity in deeply scaled NMOS: how close to the thermal limit?” *IEEE Elec. Dev. Lett.*, **22**, pp.95–97, 2001.

[4.21] F. Assad, Z. Ren, S. Datta and M. Lundstrom, “Performance limits of silicon MOSFET’s,” *Int. Electron Device Meet. Tech. Dig.*, pp.547–550, 1999.

[4.22] T. Sanuki, A. Oishi, Y. Morimasa, S. Aota, T. Kinoshita, R. Hasumi, Y. Takegawa, K. Isobe, H. Yoshimura, M. Iwai, K. Sunouchi, and T. Noguchi, “Scalability of strained Silicon CMOSFET and high drive current enhancement in the 40nm gate length technology,” *Int. Electron Device Meet. Tech. Dig.*, pp.65–68, 2003.

[4.23] P. R. Chidambaram, B. A. Smith, L. H. Hall, H. Bu, S. Chakravarthi, Y. Kim, A. V. Samoilov, A. T. Kim, P. J. Jones, R. B. Irwin, M. J. Kim, A. L. P. Rotondaro, C. F. Machala, and D. T. Grider, “35% drive current improvement from recessed-SiGe drain extensions on 37 nm gate length PMOS,” *VLSI Symp. Tech. Dig.*, pp.48–49, 2004.

[4.24] H.-N. Lin, H.-W. Chen, C.-H. Ko, C.-H. Ge, H.-C. Lin, T.-Y. Huang, and W.-C. Lee, “Channel backscattering characteristics of uniaxially strained nanoscale CMOSFETs,” *IEEE Elec. Dev. Lett.*, **26**, pp.676–678, 2005.

Chapter 5

[5.1] T. Ghani *et al.*, "A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained Si CMOS transistors," *Int. Electron Device Meet. Tech. Dig.*, pp.978–980, 2003.

[5.2] M. Horstmann *et al.*, "Integration and optimization of embedded SiGe, compressive and tensile stressed liner films, and stress memorization in advanced SOI CMOS technologies," *Int. Electron Device Meet. Tech. Dig.*, pp.233–236, 2005.

[5.3] P. Bai *et al.*, "A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 μm^2 SRAM cell," *Int. Electron Device Meet. Tech. Dig.*, pp.657–660, 2004.

[5.4] H. S. Yang *et al.*, "Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturing," *Int. Electron Device Meet. Tech. Dig.*, pp.1075–1078, 2004.

[5.5] C.Le Cam, F. Guyader, C.de Buttet, P. Guyader, G. Ribes, M. Sardo, S. Vanbergue, F. Boeuf, F. Arnaud, E. Josse, and M. Haond, "A low cost drive current enhancement technique using shallow trench isolation induced stress for 45-nm node," *VLSI Symp. Tech. Dig.*, pp.100–101, 2006.

[5.6] K. Ota *et al.*, "Stress controlled shallow trench isolation technology to suppress the novel anti-isotropic impurity diffusion for 45-nm-node high-performance CMOSFETs," *VLSI Symp. Tech. Dig.*, pp.138–139, 2005.

[5.7] K. Goto, Y. Tagawa, H. Ohta, H. Morioka, S. Pidin, Y. Momiyama, K. Okabe, H. Kokura, S. Inagaki, Y. Kikuchi, M. Kase, K. Hashimoto, M. Kojima, and T. Sugii, "High performance 35nm gate CMOSFETs with vertical scaling and total stress control for 65nm technology," *VLSI Symp. Tech. Dig.*, pp.49–50, 2003.

[5.8] K. W. Ang, K. J. Chui, V. Bliznetsov, A. Du, N. Balasubramanian, M. F. Li,

G. Samudra, and Y.-C. Yeo, "Enhanced performance in 50 nm N-MOSFETs with Silicon-Carbon source/drain regions," *Int. Electron Device Meet. Tech. Dig.*, pp.1069–1071, 2004.

[5.9] C. Ortolland, P. Morin, C. Chaton, E. Mastromatteo, C. Populaire, S. Orain, F. Leverd, P. Stolk, F. Boeuf, and F. Arnaud, "Stress memorization technique (SMT) optimization for 45nm CMOS," *VLSI Symp. Tech. Dig.*, pp.96–97, 2006.

[5.10] C.-H. Chen, T.-L. Lee, T.-H. Hou, C.-L. Chen, C.-C. Chen, J.-W. Hsu, K.-L. Cheng, Y.-H. Chiu, H.-J. Tao, Y. Jin, C. H. Diaz, S.-C. Chen, and M.-S. Liang, "Stress memorization technique (SMT) by selectively strained-nitride capping for sub-65nm high-performance strained-Si device application," *VLSI Symp. Tech. Dig.*, pp.56–57, 2004.

[5.11] K. Ota, K. Sugihara, H. Sayama, T. Uchida, H. Oda, T. Eimori, H. Morimoto, and Y. Inoue, "Novel locally strained channel technique for high performance 55nm CMOS," *Int. Electron Device Meet. Tech. Dig.*, pp.27–30, 2002.

[5.12] C.-T. Lin, C.-H. Hsu, L.-W. Chen, T.-F. Chen, C.-R. Hsu, C.-H. Lin, S. Chiang, D.-C. Cho, C.-T. Tsai, and G.-H. Ma, "Novel FUSI strained engineering for 45-nm node CMOS performance enhancement," *VLSI Symp. Tech. Dig.*, pp.114–115, 2006.

[5.13] P. Ranade, T. Ghani, K. Kuhn, K. Mistry, S. Pae, L. Shifren, M. Stettler, K. Tone, S. Tyagi, and M. Bohr, "High performance 35nm L_{GATE} CMOS transistors featuring NiSi metal gate (FUSI), uniaxial strained Silicon channels and 1.2nm gate oxide," *Int. Electron Device Meet. Tech. Dig.*, pp.217–220, 2005.

[5.14] S. Yu *et al.*, "45-nm node NiSi FUSI on nitrided oxide bulk CMOS

fabricated by a novel integration process," *Int. Electron Device Meet. Tech. Dig.*, pp.221–224, 2005.

[5.15] A. Steegen, M. Stucchi, A. Lauwers, and K. Maex, "Silicide induced pattern density and orientation dependent transconductance in MOS transistors," *Int. Electron Device Meet. Tech. Dig.*, pp.497–500, 1999.

[5.16] S. Pidin, T. Mori, K. Inoue, S. Fukuta, N. Itoh, E. Mutoh, K. Ohkoshi, R. Nakamura, K. Kobayashi, K. Kawamura, T. Saiki, S. Fukuyama, S. Satoh, M. Kase, and K. Hashimoto, "A novel strain enhanced CMOS architecture using selectively deposited high tensile and high compressive Si nitride films," *Int. Electron Device Meet. Tech. Dig.*, pp.213–216, 2004.

[5.17] K. Goto *et al.*, "Technology booster using strain-enhancing laminated SiN (SELS) for 65nm node HP MPUs," *Int. Electron Device Meet. Tech. Dig.*, pp.209–212, 2004.

[5.18] S. Pidin, T. Mori, R. Nakamura, T. Saiki, R. Tanabe, S. Satoh, M. Kase, K. Hashimoto, and T. Sugii, "MOSFET current drive optimization using Silicon Nitride capping layer for 65-nm technology node," *VLSI Symp. Tech. Dig.*, pp.54–55, 2004.

[5.19] A. Shimizu, K. Hachimine, N. Ohki, H. Ohta, M. Koguchi, Y. Nonaka, H. Sato, and F. Ootsuka, "Local mechanical-stress control (LMC): A new technique for CMOS-performance enhancement," *Int. Electron Device Meet. Tech. Dig.*, pp.433–436, 2001.

[5.20] S. Ito, H. Namba, K. Yamaguchi, T. Hirata, K. Ando, S. Koyama, S. Kuroki, N. Ikezawa, T. Suzuki, T. Saitoh, and T. Horiuchi, "Mechanical stress effect of etch-stop nitride and its impact on deep submicron transistor design," *Int. Electron Device Meet. Tech. Dig.*, pp.247–250, 2000.

[5.21] T. Sanuki, A. Oishi, Y. Morimasa, S. Aota, T. Kinoshita, R. Hasumi, Y.

Takegawa, K. Isobe, H. Yoshimura, M. Iwai, K. Sunouchi, and T. Noguchi, "Scalability of strained Silicon CMOSFET and high drive current enhancement in the 40nm gate length technology," *Int. Electron Device Meet. Tech. Dig.*, pp.65–68, 2003.

[5.22] J.-S. Goo *et al.*, "Scalability of strained-Si nMOSFETs down to 25 nm gate length," *IEEE Elec. Dev. Lett.*, **24**, pp.351–353, 2003.

[5.23] S. E. Thompson *et al.*, "A 90-nm logic technology featuring strained-Silicon," *IEEE Trans. Electron Devices*, **51**, pp.1790–1797, 2004.

[5.24] H. C.-H. Wang *et al.*, "Substrate-strained Silicon technology: Process integration," *Int. Electron Device Meet. Tech. Dig.*, pp.61–64, 2003.

[5.25] M. Lundstrom, "Elementary scattering theory of the Si MOSFET," *IEEE Elec. Dev. Lett.*, **18**, pp.361–363, 1997.

[5.26] H.-N. Lin, H.-W. Chen, C.-H. Ko, C.-H. Ge, H.-C. Lin, T.-Y. Huang, W.-C. Lee, and D. D. Tang, "The impact of uniaxial strain engineering on channel backscattering in nanoscale MOSFETs," *VLSI Symp. Tech. Dig.*, pp.174–175, 2005.

[5.27] H.-N. Lin, H.-W. Chen, C.-H. Ko, C.-H. Ge, H.-C. Lin, T.-Y. Huang, and W.-C. Lee, "Channel backscattering characteristics of strained pMOSFETs with embedded SiGe source/drain," *Int. Electron Device Meet. Tech. Dig.*, pp.147–150, 2005.

[5.28] S. E. Laux, and M. V. Fischetti, "Monte-Carlo simulation of submicrometer Si n-MOSFET's at 77 and 300 K," *IEEE Elec. Dev. Lett.*, **9**, pp.467–469, 1988.

[5.29] M. R. Pinto, E. Sangiorgi, and J. Bude, "Silicon MOS transconductance scaling into the overshoot regime," *IEEE Elec. Dev. Lett.*, **14**, pp.375–377, 1993.

[5.30] M. L. Lee, E. A. Fitzgerald, M. T. Bulsara, M. T. Currie, and A. Lochtefeld, "Strained Si, SiGe, and Ge channels for high-mobility metal-oxide-semiconductor field-effect transistors" *J. Appl. Phys*, **97**, pp.011101-1–011101-27, 2005.

[5.31] C.-H. Ge *et al.*, "Process-strained Si (PSS) CMOS technology featuring 3D strain engineering," *Int. Electron Device Meet. Tech. Dig.*, pp.73–76, 2003.

[5.32] Y. G. Wang, D. B. Scott, J. Wu, J. L. Waller, J. Hu, K. Liu, and V. Ukraintsev, "Effects of uniaxial mechanical stress on drive current of 0.13 μm MOSFETs" *IEEE Trans. Electron Devices*, **50**, pp.529–531, 2003.

[5.33] H.-N. Lin, H.-W. Chen, C.-H. Ko, C.-H. Ge, H.-C. Lin, T.-Y. Huang, and W.-C. Lee, "Characterizing the channel backscattering behavior in nanoscale strained complementary metal oxide semiconductor field-effect transistors," accepted and to be published in *Jpn. J. Appl. Phys.* Part 1, **45**, 2006.

[5.34] P. Palestri, D. Esseni, S. Eminente, C. Fiegna, E. Sangiorgi and L. Selmi, "Understanding quasi-ballistic transport in nano-MOSFETs: part I–scattering in the channel and in the drain," *IEEE Trans. Electron Devices*, **52**, pp.2727–2735, 2005.

[5.35] S. Eminente, D. Esseni, P. Palestri, C. Fiegna, L. Selmi, and E. Sangiorgi, "Understanding quasi-ballistic transport in nano-MOSFETs: part II–technology scaling along the ITRS," *IEEE Trans. Electron Devices*, **52**, pp.2736–2743, 2005.

[5.36] A. Lochtefeld, and D. A. Antoniadis, "On experimental determination of carrier velocity in deeply scaled NMOS: how close to the thermal limit?" *IEEE Elec. Dev. Lett.*, **22**, pp.95–97, 2001.

[5.37] K. Natori, N. Wada, and T. Kurusu, "New Monte Carlo simulation technique for quasi-ballistic transport in ultrasmall metal oxide semiconductor

field-effect transistors," *Jpn. J. Appl. Phys.*, **44**, pp.6463–6470, 2005.

[5.38] F. Assad, Z. Ren, S. Datta and M. Lundstrom, "Performance limits of silicon MOSFET's," *Int. Electron Device Meet. Tech. Dig.*, pp.547–550, 1999.

[5.39] M. Lundstrom, "On the mobility versus drain current relation for a nanoscale MOSFET," *IEEE Elec. Dev. Lett.*, **22**, pp.293–295, 2001.

[5.40] P.-W. Liu, J.-W. Pan, T.-Y. Chang, T.-L. Tsai, T.-F. Chen, Y.-C. Liu, C.-H. Tsai, B.-C. Lan, Y.-H. Lin, W.-T. Chiang, and C.-T. Tsai, "Superior current enhancement in SiGe channel p-MOSFETs fabricated on (110) surface," *VLSI Symp. Tech. Dig.*, pp.186–187, 2006.

[5.41] D. Chanemougame, S. Monfray, F. Boeuf, A. Talbot, N. Loubet, F. Payet, V. Fiori, S. Orain, F. Leverd, D. Delille, B. Duriez, A. Souifi, D. Dutartre, and T. Skotnicki, "Performance boost of scaled Si PMOS through novel SiGe stressor for HP CMOS," *VLSI Symp. Tech. Dig.*, pp.180–181, 2005.

[5.42] S. Gannavaram, N. Pesovic, and M. C. Öztürk, "Low temperature (≦800 ℃) recessed junction selective Silicon-Germanium source/drain technology for sub-70 nm CMOS," *Int. Electron Device Meet. Tech. Dig.*, pp.437–440, 2000.

[5.43] M. C. Öztürk, J. Liu, and H. Mo, "Low resistivity Nickel Germanosilicide contacts to ultra-shallow $Si_{1-x}Ge_x$ source/drain junctions for nanoscale CMOS," *Int. Electron Device Meet. Tech. Dig.*, pp.497–500, 2003.

[5.44] Y. Kanda, "A graphical representation of the piezoresistance coefficients in Silicon," *IEEE Trans. Electron Devices*, **29**, pp.64–70, 1982.

[5.45] A. Lochtefeld, and D. A. Antoniadis, "Investigating the relationship between electron mobility and velocity in deeply scaled NMOS via mechanical stress," *IEEE Elec. Dev. Lett.*, **22**, pp.591–593, 2001.

[5.46] A. V. Y. Thean *et al.*, "Performance of super-critical strained-Si directly on

insulator (SC-SSOI) CMOS based on high-performance PD-SOI technology," *VLSI Symp. Tech. Dig.*, pp.134–135, 2005.

[5.47] S. E. Thompson, R. S. Chau, T. Ghani, K. Mistry, S. Tyagi, and M. T. Bohr, "In search of "forever," continued transistor scaling one new material at a time," *IEEE Trans. Semicond. Manuf.*, **18**, pp.26–36, 2005.

[5.48] K. K. Ng, and J. R. Brews, "Measuring the effective channel length of MOSFET's," *IEEE Circuits Devices Mag.*, **6**, pp.33–38, 1990.

[5.49] A. Raychaudhuri, M. J. Deen, M. I. H. King, and J. Kolk, "Finding the asymmetric parasitic source and drain resistances from the A.C. conductances of a single MOS transistor," *IEEE Solid State Electron.*, **39**, pp.909–913, 1996.

[5.50] P. R. Chidambaram, B. A. Smith, L. H. Hall, H. Bu, S. Chakravarthi, Y. Kim, A. V. Samoilov, A. T. Kim, P. J. Jones, R. B. Irwin, M. J. Kim, A. L. P. Rotondaro, C. F. Machala, and D. T. Grider, "35% drive current improvement from recessed-SiGe drain extensions on 37 nm gate length PMOS," *VLSI Symp. Tech. Dig.*, pp.48–49, 2004.

[5.51] W. P. N. Chen, P. Su, J. S. Wang, C. H. Lien, C. H. Chang, K. Goto, and C. H. Diaz, "A new series resistance and mobility extraction method by BSIM model for nano-scale MOSFETs," *VLSI–TSA Symp. Tech. Dig.*, pp.143–144, 2006.

[5.52] S. E. Thompson, "Future of Si CMOS transistors: scaling challenges and requirements," in the short course of *VLSI Symp. Tech.*, 2006.

[5.53] S.-D. Kim, C.-M. Park, and J. C. S. Woo, "Advanced model and analysis of series resistance for CMOS scaling into nanometer regime–part I: theoretical derivation," *IEEE Trans. Electron Devices*, **49**, pp.457–466, 2002.

[5.54] H. V. Meer, K. Henson, J.-H. Lyu, M. Rosmeulen, S. Kubicek, N. Collaert,

and K. D. Meyer, “Limitations of shift-and-ratio based L_{eff} extraction techniques for MOS transistors with halo or pocket implants,” *IEEE Elec. Dev. Lett.*, **21**, pp.133–136, 2000.

Chapter 6

[6.1] T. Ghani *et al.*, “A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained Si CMOS transistors,” *Int. Electron Device Meet. Tech. Dig.*, pp.978–980, 2003.

[6.2] M. Horstmann *et al.*, “Integration and optimization of embedded SiGe, compressive and tensile stressed liner films, and stress memorization in advanced SOI CMOS technologies,” *Int. Electron Device Meet. Tech. Dig.*, pp.233–236, 2005.

[6.3] P. Bai *et al.*, “A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 μm^2 SRAM cell,” *Int. Electron Device Meet. Tech. Dig.*, pp.657–660, 2004.

[6.4] H. S. Yang *et al.*, “Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturing,” *Int. Electron Device Meet. Tech. Dig.*, pp.1075–1078, 2004.

[6.5] C.-H. Ge *et al.*, “Process-strained Si (PSS) CMOS technology featuring 3D strain engineering,” *Int. Electron Device Meet. Tech. Dig.*, pp.73–76, 2003.

[6.6] R. Degraeve, G. Groeseneken, I. D. Wolf, and H. E. Maes, “The effect of externally imposed mechanical stress on the hot-carrier-induced degradation of deep-sub micron nMOSFET’s,” *IEEE Trans. Electron Devices*, **44**, pp.943–950, 1997.

[6.7] E. Morifuji *et al.*, “New considerations for highly reliable PMOSFETs in 100 nm generation and beyond,” *VLSI Symp. Tech. Dig.*, pp.117–118, 2001.

[6.8] J.-R. Shih, J.-J. Wang, K. Wu, Y. Peng, and J.-T. Yue, "The study of compressive and tensile stress on MOSFET's I-V, C-V characteristics and its impacts on hot carrier injection and negative bias temperature instability," *IEEE Int. Reliability Phys. Symp.*, pp.612–613, 2003.

[6.9] E. Morifuji, T. Kumamori, M. Muta, K. Suzuki, M. S. Krishnan, T. Brozek, X. Li, W. Asano, M. Nishigori, N. Yanagiya, S. Yamada, K. Miyamoto, T. Noguchi, and M. Kakumu, "New guideline for hydrogen treatment in advanced system LSI," *VLSI Symp. Tech. Dig.*, pp.218–219, 2002.

[6.10] N. Kimizuka, T. Yamamoto, T. Mogami, K. Yamaguchi, K. Imai, and T. Horiuchi, "The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling," *VLSI Symp. Tech. Dig.*, pp.73–74, 1999.

[6.11] M. Alam, B. Weir, and P. Silverman, "The prospect of using thin oxides for Silicon nanotransistors," *International Workshop on Gate Insulator*, pp.30–34, 2001.

[6.12] S. Mahapatra, P. B. Kumar, and M. A. Alam, "A new observation of enhanced bias temperature instability in thin gate oxide p-MOSFETs," *Int. Electron Device Meet. Tech. Dig.*, pp.337–340, 2003.

[6.13] D. K. Schroder, and J. A. Babcock, "Negative bias temperature instability: road to cross in deep submicron silicon semiconductor manufacturing," *J. Appl. Phys.*, **94**, pp.1–18, 2003.

[6.14] K. O. Jeppson, and C. M. Svensson, "Negative bias stress of MOS devices at high electric fields and degradation of MNOS devices," *J. Appl. Phys.*, **48**, pp.2004–2014, 1977.

[6.15] C. E. Blat, E. H. Nicollian, and E. H. Poindexter, "Mechanism of negative-bias-temperature instability," *J. Appl. Phys.*, **69**, pp.1712–1720,

1991.

[6.16] S. Ogawa, and N. Shiono, "Generalized diffusion-reaction model for the low-field charge-buildup instability at the Si-SiO_2 interface," *Phys. Rev. B*, **51**, pp.4218–4230, 1995.

[6.17] S. Ogawa, M. Shimaya, and N. Shiono, "Interface-trap generation at ultrathin SiO_2 (4-6 nm)-Si interface during negative-bias temperature aging," *J. Appl. Phys.*, **77**, pp.1137–1148, 1995.

[6.18] M. A. Alam, "A critical examination of the mechanics of dynamic NBTI for PMOSFETs," *Int. Electron Device Meet. Tech. Dig.*, pp.345–348, 2003.

[6.19] S. Mahapatra, and M. A. Alam, "A predictive reliability model for PMOS bias temperature degradation," *Int. Electron Device Meet. Tech. Dig.*, pp.505–508, 2002.

[6.20] G. Chen, M.-F. Li, C.-H. Ang, J.-Z. Zheng, and D.-L. Kwong, "Dynamic NBTI of p-MOS transistors and its impact on MOSFET scaling," *IEEE Elec. Dev. Lett.*, **23**, pp.734–736, 2002.

[6.21] G. Chen, K.-Y. Chuah, M.-F. Li, Daniel S.-H. Chan, C.-H. Ang, J.-Z. Zheng, Y. Jin, and D.-L. Kwong, "Dynamic NBTI of PMOS transistors and its impact device lifetime," *IEEE Int. Reliability Phys. Symp.*, pp.196–202, 2003.

[6.22] M. Ershov, S. Saxena, H. Karbasi, S. Winters, S. Minehane, J. Babcock, R. Lindley, P. Clifton, M. Redford, and A. Shibkov, "Dynamic recovery of negative bias temperature instability in p-type metal-oxide-semiconductor field-effect transistors," *Appl. Phys. Lett.*, **83**, pp.1647–1649, 2003.

[6.23] Y. Kanda, "A graphical representation of the piezoresistance coefficients in silicon," *IEEE Trans. Electron Devices*, **29**, pp.64–70, 1982.

[6.24] K. Matsuda, and Y. Kanda, "Stress-induced effects on depletion-layer

capacitance of metal-oxide-semiconductor capacitors," *Appl. Phys. Lett.*, **83**, pp.4351–4353, 2003.

[6.25] W. Zhao, A. Seabaugh, V. Adams, D. Jovanovic, and B. Winstead, "Opposing dependence of the electron and hole gate currents in SOI MOSFETs under uniaxial strain," *IEEE Elec. Dev. Lett.*, **26**, pp.410–412, 2005.

[6.26] S. E. Rauch, "The statistics of NBTI-induced V_T and β mismatch shifts in pMOSFETs," *IEEE Trans. Device and Materials Reliability*, **2**, pp.89–93, 2002.

[6.27] T. Yamamoto, K. Uwasawa, and T. Mogami, "Bias temperature instability in scaled p+ polysilicon gate p-MOSFET's," *IEEE Trans. Electron Devices*, **46**, pp.921–926, 1999.

[6.28] T. Sakurai, and T. Sugano, "Theory of continuously distributed trap states at Si-SiO_2 interfaces," *J. Appl. Phys.*, **52**, pp.2889–2896, 1981.

[6.29] S. Maeda, Y.-S. Jin, J.-A. Choi, S.-Y. Oh, H.-W. Lee, J.-Y. Yoo, M.-C. Sun, J.-H. Ku, K. Lee, S.-G. Bae, S.-G. Kang, J.-H. Yang, Y.-W. Kim, and K.-P. Suh, "Impact of mechanical stress engineering on flicker noise characteristics," *VLSI Symp. Tech. Dig.*, pp.102–103, 2004.

[6.30] H.-N. Lin, H.-C. Lin, T.-Y. Huang, C.-H. Ko, C.-H. Ge, C.-C. Lin, and C.-C. Huang, "Effect of strain on static and dynamic NBTI of pMOSFETs," *Extended Abstract of Solid State devices and Materials*, pp.L716–L717, 2004.

[6.31] H.-N. Lin, H.-C. Lin, T.-Y. Huang, C.-H. Ko, C.-H. Ge, C.-C. Lin, C.-C. Huang, and M.-H. Chi, "Static and dynamic NBTI of strained channel pMOSFETs," as discussed in *Semiconductor Interface Specialists Conference*, SanDiego, U.S.A., 2004.

[6.32] N. Kimizuka, K. Yamaguchi, K. Imai, T. Iizuka, C.-T. Liu, R. C. Keller, and

T. Horiuchi, “NBTI enhancement by nitrogen incorporation into ultrathin gate oxide for 0.10-μm gate CMOS generation,” *VLSI Symp. Tech. Dig.*, pp.92–93, 2000.

[6.33] S. Rangan, N. Mielke, and E. C. C. Yeh, “Universal recovery behaviour of negative bias temperature instability,” *Int. Electron Device Meet. Tech. Dig.*, pp.341–344, 2003.

[6.34] V. Huard, F. Monsieur, G. Ribes, and S. Bruyere, “Evidence for hydrogen-related defects during NBTI stress in p-MOSFETs,” *IEEE Int. Reliability Phys. Symp.*, pp.178–182, 2003.

[6.35] V. Huard, F. Monsieur, C. R. Parthasarathy, and S. Bruyere, “Interface traps and oxide charges during NBTI stress in p-MOSFETs,” *IEEE Integrated Reliability Workshop Final Report*, pp.135–138, 2002.

[6.36] Y. Mitani, M. Nagamine, H. Satake, and A. Toriumi, “Enhancement of V_{TH} degradation under NBTI stress due to hole capturing,” *Extended Abstract of Solid State devices and Materials*, pp.16–17, 2003.

[6.37] S. Tsujikawa, K. Watanabe, R. Tsuchiya, K. Ohnishi, and J. Yugami, “Experimental evidence for the generation of bulk traps by negative bias temperature stress and their impact on the integrity of direct-tunneling gate dielectrics,” *VLSI Symp. Tech. Dig.*, pp.139–140, 2003.

[6.38] S. S. Chung, S.-J. Chen, C.-K. Yang, S.-M. Cheng, S.-H. Lin, Y.-C. Sheng, H.-S. Lin, K.-T. Hung, D.-Y. Wu, T.-R. Yew, S.-C. Chien, F.-T. Liou, and F. Wen, “A novel and direct determination of the interface traps in sub-100nm CMOS devices with direct tunneling regime (12~16A) gate oxide,” *VLSI Symp. Tech. Dig.*, pp.74–75, 2002.

[6.39] D. M. Fleetwood, “Fast and slow border traps in MOS devices,” *IEEE Trans. Nuclear Science*, **43**, pp.779–786, 1996.

[6.40] D. K. Schroder, *Semiconductor Material and Device characterization*, 2^{nd} ed., John Wiley and Sons Press, New York, 1998.

[6.41] D. M. Fleetwood, P. S. Winokur, R. A. Reber, Jr., T. L. Meisenheimer, J. R. Schwank, M. R. Shaneyfelt, and L. C. Riewe, "Effects of oxide traps, interface traps, and "border traps" on metal-oxide-semiconductor devices," *J. Appl. Phys.*, **73**, pp.5058–5074, 1993.

[6.42] R. E. Paulsen, R. R. Siergiej, M. L. French, and M. H. White, "Observation of near-interface oxide traps with the charge-pumping technique," *IEEE Elec. Dev. Lett.*, **13**, pp.627–629, 1992.

[6.43] D. Bauza, and G. Ghibaudo, "Analytical study of the contribution of fast and slow oxide traps to the charge pumping current in MOS structures," *Solid State Electronics*, **39**, pp.563–570, 1996.

[6.44] D. J. Dimaria, D. A. Buchanan, J. H. Stathis, and R. E. Stahlbush, "Interface states induced by the presence of trapped holes near the Silicon-Silicon-dioxide interface," *J. Appl. Phys.*, **77**, pp.2032–2040, 1995.

[6.45] N. L. Cohen, R. E. Paulsen, and M. H. White, "Observation and characterization of near-interface oxide traps with C-V techniques," *IEEE Trans. Electron Devices*, **42**, pp.2004–2009, 1995.

[6.46] D. M. Fleetwood, M. R. Shaneyfelt, and J. R. Schwank, "Estimating oxide-trap, interface-trap, and border-trap charge densities in metal-oxide semiconductor transistors," *Appl. Phys. Lett.*, **64**, pp.1965–1967, 1994.

E
S
A
1896