奈米尺寸之製程應變矽互補式金氧半場效電晶體之

載子傳輸與負偏壓溫度不穩定之研究

研究生:林宏年 指導教授:林鴻志 博士 黃調元 博士

國立交通大學電子工程系電子研究所

摘要

本論文中,我們主要探討製程引致單軸應力對互補式金氧半場效電晶體(CMOS)之 載子傳輸(carrier transport)與負偏壓溫度不穩定(NBTI)的影響。載子傳輸方面,我們先以 通道背向散射(channel backscattering)觀點來檢驗通道應力對高橫向電場下載子傳輸的 影響。藉由背向散射參數與溫度的指數關係,我們可得一簡單的數學表示式以萃取通道 背向散射係數(channel backscattering ratio)與相關參數,討論這些參數的變化對汲極電流 的作用,並且分析何種機制造成應力引致背向散射參數的變化。我們亦探討通道應力對 低橫向電場載子傳輸的作用。接著,我們提出一模型以關連低電場的載子傳輸與高電場 下通道背向散射行為。依據此模型,我們首先提出一萃取源汲極寄生電阻的方法,可適 用於奈米尺寸的製程應變矽 CMOS,而無需處理通道遷移率與通道長度無關等等備受爭 議的假設,以不同製程技術的 CMOS 來檢驗此模型並萃取其源汲極寄生電阻。最後, 我們探討通道應力對負偏壓溫度不穩定(NBTI)的作用。

第二至第五章為載子傳輸的部分。第二章首先介紹通道背向散射理論及其電流電壓 模型,接著比較幾種萃取通道背向散射率的方式。於本論文裡,我們利用背向散射參數 與溫度的指數特性,推導出萃取背向散射率的數學式子,且考慮載子退化與寄生電阻對 背向散射率的影響。第三章,使用製程應變矽(PSS) CMOS,從通道背向散射觀點來評 估通道應力對高電場載子傳輸的影響。我們發現通道應力會改變 CMOS 其背向散射率, 且隨著通道應力增加,背向散射率變化的幅度愈大,其中背向散射率的增加與降低與應

力極性相關:具伸張應力的 nMOSFETs 會降低背向散射率;然而具壓縮應力的 pMOSFETs 會惡化背向散射率。這些變化對電流的作用,與造成此現象的機制亦涵蓋於 第三章內。

第四章裡,我們提出一模型,比模型以源汲極寄生電阻、通道電阻、彈道傳輸率與 寄生電阻的變化量等四個參數將製程引致的低電場通道遷移率增益、線性區與飽和區汲 極電流增益關聯起來。此模型揭露出線性區、飽和區的汲極電流增益可表示為遷移率增 益的線性函數,其截距大小與寄生電阻的變化量、源汲極電阻對通道電阻的比率有關。 其中源汲極電阻對通道電阻的比率、彈道傳輸率分別決定著製程引致的遷移率增益對線 性區、飽和區汲極電流增益的轉換效率。依據此模型,我們也發展出一適用於奈米尺寸 製程應變矽 CMOS 其計算源汲極寄生電阻的方法。第五章裡,以不同製程技術的奈米 通道尺寸應變矽 CMOS 來探討汲極電流增益、遷移率增益的關係,並且萃取其寄生電 阻,分析比較不同製程技術對其影響。我們觀察到對任一製程技術而言,源汲極寄生電 阻會逐漸地削減應變通道其提升電流的益處。我們也發現應變矽 nMOSFETs 與 pMOSFETs 其汲極電流增益與遷移率增益有一不同的比例關係。對 nMOSFETs, 其線性 區與飽和區汲極電流增益大小相似,且電流的增益約只為通道遷移率增益的一半。然而 對 pMOSFETs,其線性區汲極電流增益比飽和區的來的大,與通道遷移率增益大小相 似。造成此現象的機制亦探討之。

第六章則為通道應力對負偏壓溫度不穩定的作用探討。以三維應變工程來看,從通 道寬度方向降低通道的壓縮應力,不僅有益於電流提升且改善元件其 NBTI 可靠度。此 章節亦探討動態(dynamic)NBTI 中退化回復的機制,與通道應力引致較大的 NBTI 退化 之原因。最後於第七章裡,我們做一簡單摘要,並對此論文的延續工作與未來方向做一 建議。

關鍵字: 載子傳輸、通道背向散射、互補式金氧半場效電晶體、負偏壓溫度不穩定性、 電阻萃取、單軸應變矽。

ii

Study of Carrier Transport and Negative Bias Temperature Instability (NBTI) of Nanoscale Process-Strained Si (PSS) CMOSFETs

Student: Hong-Nien Lin Advisors: Dr. Horng-Chih Lin Dr. Tiao-Yuan Huang

Department of Electronics Engineering & Institute of Electronics National Chiao-Tung University

Abstract

In this dissertation, we primarily investigate the impact of process-induced uniaxial strain of CMOSFETs on low-field carrier transport and high-field channel backscattering phenomenon. By utilizing the temperature power-dependence of drain current, we can deduce an analytic expression for extracting the channel backscattering ratio and related factors, and then analyze and discuss the mechanism responsible for strain-induced backscattering factor modulation. Here, we also propose a model for correlating the low-field carrier transport and high-field channel backscattering. According to this model, we develop a new methodology to extract the total source/drain (S/D) parasitic resistance for nanoscale strained MOSFETs. Then, we employ strained CMOSFETs by different technology nodes to examine our model and demonstrate the new extraction method. Finally, we study the effect of channel stress on negative bias temperature instability (NBTI) of pMOSFETs.

The channel backscattering theory, the current-voltage modeling, and the deduction of the analytic expression for evaluating the channel backscattering ratio are shown in Chapter 2. Then, we used process-strained Si (PSS) CMOSFETs to estimate its effect on carrier transport in terms of the backscattering factor modulation in Chapter 3. It is found that the channel stress results in the modulation of channel backscattering ratio, which becomes more evident with increasing channel stress. Moreover, the backscattering ratio modulation is dependent on stress polarity, i.e., tensile PSS nMOSFETs have decreased backscattering ratio

whereas compressive PSS pMOSFETs exhibit increased backscattering ratio. The mechanism accounting for this observation is also discussed.

In Chapter 4, we proposed a model for correlating the strain-induced low-field channel mobility gain, linear drain current gain, and saturation drain current gain in terms of the S/D resistance, the channel resistance, the ballistic efficiency, and the reduction of S/D resistance. It is demonstrated for the first time that the linear and saturation drain current gains can be modeled as linear functions of channel mobility gain with the intercept of S/D resistance reduction, where the S/D-to-channel resistance ratio and the ballistic efficiency determine the translating efficiency of channel mobility gain to the linear and saturation drain current gains, respectively. Based on this model, we also developed a new methodology for extracting the total S/D parasitic resistance of nanoscale strained MOSFETs.

In Chapter 5, we employed state-of-the-art strained CMOSFETs by different technology nodes to examine the correlation between the channel mobility gain and drain current gain. We found that the S/D parasitic resistance gradually diminishes the benefit of strain-enhanced drain current gain regardless of adopting technology nodes. In addition, for PSS nMOSFETs, the linear and saturation drain current gains are comparable, where both current gains are around half of channel mobility gain. However, for PSS pMOSFETs, the linear drain current gain is comparable to the channel mobility gain and larger than the saturation one. The reasons accounting for this phenomenon are discussed as well.

In Chapter 6, we studied the NBTI of PSS pMOSFETs with different channel stress levels. It is noted that decreasing the channel compressive stress along the channel width direction not only improves the drain current but also the device reliability of NBTI. Moreover, mechanisms for degradation recovery during dynamic NBTI stress and aggravated NBTI degradation for pMOSFETs with larger channel stress are also discussed.

Finally, in Chapter 7, we summarize key findings and suggest the future works of this study.

iv

Keywords: Carrier transport, channel backscattering, CMOSFET, NBTI, resistance extraction, uniaxial strained Si.

Acknowledgment

首先要感謝黃調元老師、林鴻志老師,於碩、博士生涯期間予我課業與研究上的指 導與鼓勵。謝謝他們予我這個機會能於台積電半工半讀,除了減輕經濟上的負擔,亦予 我很大的自由發展與研究它間。我想致力於研究發展是回報他們恩惠的最好方式。亦感 謝林鴻志老師於待人處事上的諄諄教誨。

接著衷心地感謝生命中的貴人:台積電前瞻科技發展一部李文欽經理與陳宏瑋博 士。他們於研究期間對我的支持、鼓勵、論文內容上的建議與深度探討,使我獲益良多 也倍感窩心。此外,於參與 VLSI、IEDM 會議時經濟上的協助,帶領我見識許多業界、 學界上知名的人事;於家裡發生事故的同時,對我的關懷與協助;在我艱困、無奈的時 刻裡彌足珍貴,從此體驗到人生寶貴的一課,對我而言是良師兼益友,所施予的恩惠, 此生莫敢忘懷。另外,謝謝柯誌欣博士、葛崇祜先生於本論文研究上的協助;謝謝王靜 *<u>ALLENY*</u> 亞博士於研究期間的關懷。

謝謝先進元件實驗室的王夢凡、俞正明、李達元、盧文泰與葉冠麟博士們於博士研 究初期時的研究教導與討論;亦謝謝陳國華先生、顏承正先生於生活上的照顧;謝謝同 期的呂嘉裕博士、李明賢先生,我們所一起走過的歲月;謝謝學弟景森、俊榮與行徽, 於許多事務上的協助。謝謝才華洋溢的碩廷,於音樂、吉他方面的教學;謝謝體健身強 的柏儀,教我如何衝浪、浮潛,和你一起到野外探險的日子仍記憶猶新。謝謝偉豪於研 究上、生活上的點滴分享。

謝謝國家奈米元件實驗室 Ms. Iris Lin 對我的關懷與問候;謝謝劉政財先生教導我 做人明辨是非的道理;謝謝沈世文先生於我博士研究初期上的幫忙。

感謝外文系的黃秀英奶奶,於博士生涯期間破例讓我修習系上的日文課。昨天去找 您時,您依舊如昔,嘹喨的聲音、活潑的表情與充滿活力的肢體語言,深深地烙印於腦 海中。當你回想起時,掌那間的微笑,我想對我而言是最好的畢業禮物。祝奶奶您依 舊活潑、健康、充滿活力。

感謝新竹家扶中心大哥姊課輔隊的夥伴們,讓我參與一些想做的事情。感謝黃小 妹,讓我得有機會給妳課後輔導,得知妳考上不錯的學校,著實地替妳感到開心。

vii

感謝護理之家淑靜姐於博士研究初期對我的關懷與支持。感謝山東田清月香女士、 畢業於上海女子師範大學的奶奶(您的哀歌還不錯聽喔!)、還有多次奪得上海國際標準舞 錦標賽冠軍的爺爺,謝謝您們讓我有機會陪伴您們,得以增添人生的色彩與回憶。期望 您們依舊健康有朝氣、長命百歲。

感謝我的知心好友小蔡與小賴,陪我一起撐過那段煎熬的歲月。

感謝生命中的那個人,很開心認識妳,不經意的溫柔流露與貼心舉動,對我是莫大 的鼓勵與支持,謝謝妳。

最後,感謝養育、教育我的父母,從我呱呱墜地的開始,您們給了我一切,現在是 我回報的開始。

CONTENTS

Vita 148 **Publication List** 149

TABLE CAPTIONS

Chapter 3

Table 3.1. Splits of process-strained Si (PSS) CMOSFETs, where "HS" and "LS" represent high stress and low stress in the channel by modulating process conditions, respectively.

Chapter 4

Table 4.1. Summary of essential equations correlating the low-field channel mobility gain ($\Delta \mu$), linear drain current gain (ΔI_{dlin}), and saturation drain current gain (ΔI_{dsat}) of process-strained Si (PSS) MOSFETs. Several key indexes employed in the equations are also defined. **SAMAR**

 $|F|S$

Chapter 5

Table 5.1. Splits of process-strained Si (PSS) CMOSFETs [5.31] fabricated by different process technologies A, B, and C, where the channel strain of CMOSFETs are primarily achieved by tensile and compressive CESL, and SiGe S/D, respectively.

FIGURE CAPTIONS

Chapter 2

- Fig. 2.1. Schematic diagram of channel backscattering phenomenon in a MOSFET. When carriers are injected from source into channel, they may encounter scattering within a short distance l_0 with a potential drop of $k_B T / q$ beginning from the top of source-to-channel barrier. Some carriers (r_{sat}) may be scattered back to the source, and the remaining carriers $(1 - r_{sat})$ reach the drain.
- Fig. 2.2. Flow chart of temperature-dependent extraction technique for evaluating channel backscattering ratio (r_{sat0}) and ballistic efficiency (B_{sat0}). The α and η represent the temperature sensitivities of saturation drain current (*I*_{dsat}) and threshold voltage $(V_{T,\text{sat}})$, respectively, where $V_{T,\text{sat}}$ is determined by maximum transconductance $(G_{m,max})$ method with drain-induced barrier lowering (DIBL, ΔV_{DIBL}) consideration. By extracting α , η and $V_{T, sat}$, we can calculate the ratio of channel backscattering mean-free-path (MFP, λ_0) to k_BT layer thickness (*l*₀), so r_{sat0} and **MATTERS** B_{sat0} can be calculated.

Chapter 3

- Fig. 3.1. Schematic view of process-strained silicon (PSS) MOSFETs.
- Fig. 3.2. (a) Drain current versus gate voltage $(I_d V_G)$, and (b) drain current versus drain voltage $(I_d - V_D)$ characteristics of the control and high-stress process-strained Si (PSS $_H$ HS) CMOSFETs, where $V_{T,\text{sat}}$ is the saturation threshold voltage.
- Fig. 3.3. Capacitance versus gate voltage (*C-V*) characteristics in inversion region for the control and PSS_HS CMOSFETs. The capacitance is normalized with respect to the capacitance of the control at $|V_G|= 1$ V. Nominally identical inversion $C-V$ curves are observed.
- Fig. 3.4. Percentage change of I_{dsat} measured at low-temperatures ($T=0, -15, -30, -45^{\circ}$ C) relative to that measured at room-temperature $(T=23^{\circ}C)$ as a function of physical gate length (*L*physical) for the control and PSS_HS (a) nMOSFETs (*L*physical= 55–195 nm), and (b) pMOSFETs (L_{physical} = 75–315 nm). The fitting slope of $\Delta I_{\text{dsat}}/I_{\text{dsat}}$ versus ΔT represents the temperature coefficient of $I_{dsat}(\alpha)$, as shown in (c).
- Fig. 3.5. Shift of low-temperature (*T*= 0, –15, –30, –45℃) saturation threshold voltage (V_{Tsat}) relative to room temperature ($T=23^{\circ}$ C) V_{Tsat} as a function of physical gate length (*L*physical) for the control and PSS_HS (a) nMOSFETs (*L*physical= 55–195 nm), and (b) pMOSFETs (L_{physical} = 75–315 nm). The fitting slope of $\Delta V_{\text{T,sat}}$ versus ΔT represents the temperature coefficient of $\Delta V_{\text{Tsat}}(\eta)$, as shown in (c).
- Fig. 3.6. (a) Ratio of carrier mean-free-path (MFP) for channel backscattering (λ_0) to $k_B T$ وعقلتلك layer thickness (*l*₀) extracted by the temperature-dependent analytic model. From λ_0 / l_0 , channel backscattering ratio ($r_{\text{sat0}} = 1$ / $[1 + \lambda_0 / l_0]$) and ballistic efficiency $(B_{\text{sat0}} = [1 - r_{\text{sat0}}] / [1 + r_{\text{sat0}}])$ can be found for the control and PSS_HS CMOSFETs, as shown in (b) and (c), respectively.
- Fig. 3.7. Comparisons of the extracted (a) inversion charge density (Q_{inv}) , and (b) carrier injection velocity (v_{inj0}) between the control and PSS HS CMOSFETs.
- Fig. 3.8. Dependence of strain-induced injection velocity enhancement $(\Delta v_{\text{ini0}} = [v_{\text{ini0,PSS}}$ $v_{\text{inj0,Ctrl}}$ / $v_{\text{inj0,Ctrl}}$, *y*-axis in left), and ballistic efficiency modulation (ΔB_{sat0} = $[B_{sat0,PSS} - B_{sat0,Ctrl}] / B_{sat0,Ctrl}, y-axis in right)$ on saturation drain current gain $(\Delta I_{dsat} = [I_{dsat,PSS} - I_{dsat,Ctr}] / I_{dsat,Ctr})$ for tensile PSS_HS nMOSFETs $(L_{physical} =$ 55–195 nm) and compressive PSS_HS pMOSFETs ($L_{physical}$ = 75–315 nm), where the subscripts "PSS" and "Ctrl" represent the PSS and control devices, respectively. The solid line is the linear proportional line.
- Fig. 3.9. $\lambda_{0.PSS}$ -to- $\lambda_{0,Ctrl}$ ratio ($\lambda_{0.PSS}$ / $\lambda_{0,Ctrl}$) versus $l_{0.PSS}$ -to- $l_{0,Ctrl}$ ratio ($l_{0.PSS}$ / $l_{0,Ctrl}$) for tensile PSS HS nMOSFETs (*L*_{physical}= 55–85 nm) and compressive PSS HS

pMOSFETs (*L*physical= 75–105 nm).

- Fig. 3.10. Cross-sectional transmission electron microscopy (TEM) image of PSS_HS pMOSFETs and the energy dispersive spectroscopy (EDS) spectrum. It is noted that Ge signal drops abruptly in the adjacent region of SiGe S/D and Si channel. No Ge diffusion into the channel is observed.
- Fig. 3.11. Comparisons of extracted (a) channel backscattering ratio (r_{sat}) , (b) carrier injection velocity (v_{inj0}), and (c) $\lambda_{0,PSS}$ -to- $\lambda_{0,Ctrl}$ ratio ($\lambda_{0,PSS}$ / $\lambda_{0,Ctrl}$) versus $l_{0,PSS}$ -to- $l_{0,Ctrl}$ ratio ($l_{0,PSS}$ / $l_{0,Ctrl}$) for the control and PSS pMOSFETs ($L_{physical}$ = 75–105 nm) with different splits, where "LS" and "HS" represent low stress and high stress devices, respectively.
- Fig. 3.12. Ballistic efficiency modulation (ΔB_{sat}) versus carrier injection velocity enhancement (Δυ_{inj0}) for PSS_HS and PSS_LS CMOSFETs. PSS_HS nMOSFETs depict enhanced ΔB_{sat0} and Δv_{inj0} relative to control devices. PSS_HS pMOSFETs show enhanced Δv_{inj0} but degraded ΔB_{sat0} , suggesting a trade-off in overall drain **TITULIAN** current enhancement.
- Fig. 3.13. (a) Extracted ballistic efficiency, and (b) dependence of saturation drain current gain (ΔI_{dsat}) on ballistic efficiency modulation for the control and PSS HS CMOSFETs with nondegenerate and degenerate-limited carrier statistics.
- Fig. 3.14. Comparisons of extracted ballistic efficiency of the control and PSS_HS CMOSFETs with and without the consideration of parasitic source/drain (S/D) resistance (R_{SD}) .

Chapter 4

Fig. 4.1. Schematic view showing the extrinsic S/D parasitic resistance (R_{SD}) and intrinsic channel resistance (R_{CH}) of a MOSFET, where the R_{SD} generally is composed of the four components, i.e., the accumulation layer resistance (R_{ac}) , the spreading

resistance $(R_{\rm sp})$, the sheet resistance $(R_{\rm sh})$, and the contact resistance $(R_{\rm co})$, as defined in [4.12].

Fig. 4.2. Flow chart of the proposed methodology to extract the ratio of S/D parasitic resistance (R_{SD}) to channel resistance (R_{CH}) for nanoscale strained MOSFETs where the formula of each item is shown next to the corresponding pattern [4.24]. The flow of extracting ballistic efficiency (B_{sat0}) , as mentioned in Chapter 2, is shown in the left part enclosed by the dash line, where α and η represent the temperature coefficients of saturation drain current (I_{dsat}) and threshold voltage $(V_{T,\text{sat}})$, respectively. $V_{T,\text{sat}}$ is determined by maximum-transconductance $(G_{m,\text{max}})$ method with drain-induced barrier lowering (DIBL, ΔV_{DIBL}) consideration. Extracting α , η and $V_{T, \text{sat}}$, we can calculate the ratio of channel backscattering mean-free-path (λ_0) to $k_B T$ layer thickness (l_0), channel backscattering ratio (r_{sat0}) and B_{sat0} , according to the definitions. Combining B_{sat0} and fitting slope of ΔI_{dlin} versus ΔI_{dsat} , we can obtain the R_{SD} -to- R_{CH} ratio. Then, the R_{SD} of nanoscale strained MOSFETs can be easily found by substituting the R_{SD} -to- R_{CH} ratio into (4.1) .

Chapter 5

- Fig. 5.1. Drain current (I_d) versus gate voltage (V_G) characteristics of PSS and control CMOSFETs of Process (a) A, (b) B, and (c) C.
- Fig. 5.2. Drain current (I_d) versus drain voltage (V_D) characteristics of PSS and control CMOSFETs of Process (a) A, (b) B, and (c) C. The enhancement of saturation drain current (ΔI_{dsat}) was measured at $|V_G - V_{T,sat}| = 1$ V and $|V_D| = 1$ V, where $V_{T,sat}$ represents the threshold voltage at saturation region.
- Fig. 5.3. Comparisons of DIBLs between PSS and control CMOSFETs of Process (a) A, (b) B, and (c) C at various physical gate lengths (*L*physical). For all *L*physical, PSS

MOSFETs depict similar DIBL as control devices.

- Fig. 5.4. Inversion capacitance (C) versus gate voltage (V_G) characteristics for control and PSS CMOSFETs of Process (a) A, (b) B, and (c) C. The capacitance is normalized with respect to the capacitance of the control at $|V_G|=1$ V.
- Fig. 5.5. Dependence of linear drain current gain (ΔI_{dlin}) and saturation drain current gain (ΔI_{dsat}) on L_{physical} of PSS CMOSFETs of Process (a) A, (b) B, and (c) C, where ΔI_{dlin} and ΔI_{dsat} are defined as $\Delta I_{\text{dlin}} = (I_{\text{dlin,PSS}} - I_{\text{dlin,Ctrl}}) / I_{\text{dlin,Ctrl}}$, and $\Delta I_{\text{dsat}} =$ $(I_{\text{dsat,PSS}} - I_{\text{dsat,Ctrl}}) / I_{\text{dsat,Ctrl}}$. It is noted that ΔI_{dlin} is comparable to ΔI_{dsat} for all PSS nMOSFETs but much higher than ΔI_{dsat} for PSS pMOSFETs except Process B.
- Fig. 5.6. Dependence of ballistic efficiency $(B_{\text{sat0,PSS}})$ on L_{physical} for PSS CMOSFETs of Process A, B, and C. Irrespective of process technologies, the $B_{sat0,PSS}$ of all PSS MOSFETs increases with *L*physical scaling, which indicates that carrier transport is closer to ballistic transport regime, i.e., $B_{\text{sat0,PSS}} = 1$, where carriers encounter no scattering events from source to drain.
- Fig. 5.7. (a) ΔI_{dlin} versus ΔI_{dsat} for PSS CMOSFETs of Process A (*L*_{physical}= 39–124 nm), B $(L_{\text{physical}} = 55-85 \text{ nm})$, and C $(L_{\text{physical}} = 75-125 \text{ nm})$. (b) The best fitting slope, and (c) corresponding intercept, obtained by linearly fitting a group of devices with nominally identical *L*physical.
- Fig. 5.8. Ratio of S/D parasitic resistance $(R_{SD,PSS})$ to channel resistance $(R_{CH,PSS})$ of PSS CMOSFETs at various L_{physical} . It is found that the $R_{\text{SD,PSS}}$ -to- $R_{\text{CH,PSS}}$ ratios of all PSS CMOSFETs increase with *L*_{physical} scaling regardless of process technologies. In addition, the $R_{SD,PSS}$ -to- $R_{CH,PSS}$ ratios of PSS nMOSFETs at smaller $L_{physical}$ are higher than unity, while for PSS pMOSFETs the ratios still are smaller than unity.
- Fig. 5.9. Δμ versus Δ*I*dlin (left part), and Δμ versus Δ*I*dsat (right part) for PSS CMOSFETs of Process (a) A, (b) B, and (c) C. The solid line represents the best fitting line. In the left side of parenthesis below the fitting slope is related factors, i.e., $(1 + R_{SD,PSS})$

 $R_{\text{CH,PSS}}$) and (1 / [1 – $B_{\text{sat0,PSS}}$]) in the left and right figures, respectively. The deviation relative to fitting slope is also shown in the right side of parenthesis.

- Fig. 5.10. Ratios of S/D parasitic resistance $(R_{SD, PSS})$ to total resistance $(R_{TOTAL, PSS})$ (i.e., ΔI_{dlin} -to- ΔR_{SD} sensitivity) and *k* factor (i.e., ΔI_{dsat} -to- ΔR_{SD} sensitivity) for PSS pMOSFETs of Process A and C. Both factors increase with *L*physical scaling. It is also noted that the $R_{SD,PSS}$ -to- $R_{TOTAL,PSS}$ ratio is roughly two times of *k* factor, which suggests R_{SD} reduction of SiGe S/D is more beneficial to I_{dlin} improvement than I_{dsat} gain.
- Fig. 5.11. Dependence of ΔI_{dlin} and ΔI_{dsat} on L_{physical} for PSS pMOSFETs of Process (a) A, and (b) C. The filled region of each column represents the drain current gain entirely attributed to the reduction of L_{physical} . It is noted that the contribution of reduced R_{SD} to both I_{dlin} and I_{dsat} increases with L_{physical} scaling.

Chapter 6

- Fig. 6.1. Schematic view of process-strained Si (PSS) pMOSFETs, where channel stress is engineered from the combination of shallow trench isolation (STI), silicide and contact etch stop layer (CESL).
- Fig. 6.2. Simulated stress profile for (a) PSS HS, and (b) PSS LS pMOSFETs by TSuprem4. PSS_HS and PSS_LS devices exhibit about –520 and –220 MPa in the center of channel region, respectively, where minus sign denotes compressive stress.
- Fig. 6.3. (a) Drain current (I_d) versus gate voltage (V_G) , and (b) off-current (I_{off}) versus on-current (*I*on) characteristics for PSS_HS and PSS_LS pMOSFETs.
- Fig. 6.4. (a) Capacitance (*C*) versus gate voltage (V_G), (b) gate current ($|J_G|$), and (c) cumulative probability of normalized gate dielectric breakdown voltage $(|V_{BD}|)$ for PSS_HS and PSS_LS pMOSFETs.
- Fig. 6.5. Negative bias temperature instability (NBTI)-induced threshold voltage shift (ΔV_{TBT}) versus (a) channel width (*W*), and (b) lateral length of active region for both PSS_HS and PSS_LS pMOSFETs.
- Fig. 6.6. (a) Dependence of NBTI-induced threshold voltage shift (ΔV_{TBT}) on stress time (*t*) with stress temperature (*T*= 75, 100, 125, 150℃) as parameter for PSS_HS and PSS_LS pMOSFETs. According to the power-law relation of $\Delta V_{\text{T,BT}} = c t^n$, the exponent (*n*) of various stress temperatures in (b) can be extracted by linearly fitting the plot of ΔV_{TBT} (in log scale) versus *t* (in log scale).
- Fig. 6.7. Dependence of (a) NBTI-induced V_T shift ($\Delta V_{T,BT}$), and (b) device lifetime on the inverse of stress temperature $(1000 / T)$ for PSS HS and PSS LS pMOSFETs, where stress temperatures are $T= 75$, 100, 125, and 150°C. In (b), the lifetime of all PSS devices are normalized with respect to that of PSS_HS stressed at *T*= 150 ℃.
- Fig. 6.8. Comparisons of NBTI-induced V_T shift ($\Delta V_{T,BT}$) under static and dynamic stress in (a) linear-scale, and (b) log-scale plots. Static NBTI consists of only stress cycles $(V_G= -2.4V@T= 125°C)$, while dynamic NBTI includes stress and relax cycles $(V_G=1 V @ T= 125°C)$ for simulating the real circuit operation.
- Fig. 6.9. (a) NBTI-induced V_T shift ($\Delta V_{T,BT}$) versus stress time, and the corresponding $\Delta V_{\text{T,BT}}$ of each stress/relax cycle for (b) PSS HS, and (c) PSS LS pMOSFETs, where $\Delta V_{\text{T,BT}}$ of each stress/relax cycle is normalized to pre-stressed V_{T} .
- Fig. 6.10. Dynamic NBTI-induced interface trap density change $(\Delta N_{\rm it})$ and subthreshold swing shift (Δ*S*) for PSS_HS and PSS_LS pMOSFETs.
- Fig. 6.11. Dependence of (a) dynamic NBTI-induced V_T shift ($\Delta V_{T,BT}$), and (b) the projected device lifetime on stress frequency for PSS_HS and PSS_LS pMOSFETs. In (b), the lifetime of all devices are normalized to that of PSS_HS split under static NBTI stress.

LIST OF SYMBOLS

