

References

Chapter 1

- [1.1] F.-L. Yang, D.-H. Lee, H.-Y. Chen, C.-Y. Chang, S.-D. Liu, C.-C. Huang, T.-X. Chuang, H.-W. Chen, C.-C. Huang, Y.-H. Liu, C.-C. Wu, C.-C. Chen, S.-C. Chen, Y.-T. Chen, Y.-H. Chen, C.-J. Chen, B.-W. Chan, P.-F. Hsu, J.-H. Shieh, H.-J. Tao, Y. Li, J.-W. Lee, P. Chen, M.-S. Liang, and C. Hu, "5nm-gate nanowire FinFET," *VLSI Tech. Dig.* pp. 196-197, 2004
- [1.2] B. Yu, L. Chang, S. Ahmed, H. Wang, S. Bell, C.-Y. Yang, C. Tabery, C. Ho, Q. Xiang, T.-J. King, J. Bokor, C. Hu, M.-R. Lin, and D. Kyser, "FinFET scaling to 10nm gate length," *IEDM Tech. Dig.*, pp. 251-254, 2002
- [1.3] S. H. Lo, D. A. Buchanan, Y. Taur, and W. Wang, "Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's," *IEEE Elec. Dev. Lett.*, vol. 18, pp.209-211, 1997
- [1.4] J. Wang, and M. Lundstrom, "Does source-to-drain tunneling limit the ultimate scaling of MOSFETs?," *IEDM Tech. Dig.*, pp. 707-710, 2002
- [1.5] J. Welser, J. L. Hoyt, and J. F. Gibbons, "NMOS and PMOS transistors fabricated in strained silicon/relaxed silicon-germanium structures," *IEDM Tech. Dig.*, pp. 1000-1002, 1992
- [1.6] S. E. Thompson, M. Armstrong, C. Auth, S. Cea, R. Chau, G. Glass, T. Hoffman, J. Klaus, Z. Ma, B. McIntyre, A. Murthy, B. Obradovic, L. Shifren, S. Sivakumar, S. Tyagi, T. Ghani, K. Mistry, M. Bohr, and Y. El-Mansy, "A logic nanotechnology featuring strained-silicon," *IEEE Elec. Dev. Lett.*, vol. 25, pp. 191-193, 2004

- [1.7] M. Yang, M. Jeong, L. Shi, K. Chan, V. Chan, A. Chou, E. Gusev, K. Jenkins, D. Boud, Y. Ninomiya, D. Pendleton, Y. Surpris, D. Heenan, J. Ott, K. Guarini, C. D. Emic, M. Cobb, P. Mooney, B. To, N. Rovedo, J. Benedict, R. Mo, and H. Ng, "High performance CMOS fabricated on hybrid substrate with different crystal orientations," *IEDM Tech. Dig.*, pp. 453-456, 2003
- [1.8] W. P. Bai, N. Lu, A. Ramirez, D. L. Kwong, D. Wristers, A. Ritenour, L. Lee, and Antoniadis, "Ge MOS characteristics with CVD HfO₂ gate dielectrics and TaN gate electrode," *VLSI Tech. Dig.* pp. 121-122, 2003
- [1.9] C. O. Chui, H. Kim, P. C. McIntyre, and K. C. Saraswat, "A germanium nMOSFET process integrating metal gate and improved hi-k dielectrics," *IEDM Tech. Dig.*, pp. 437-440, 2003
- [1.10] R. Chau, S. Datta, M. Doczy, J. Kavalieros, and M. Metz, "Gate dielectric scaling for high-performance CMOS: from SiO₂ to high-k," *extended abstract of Int. Workshop on Gate Insulator (IWGI)*, pp. 124-126, 2003
- [1.11] Y. T. Hou, F. Y. Yen, P. F. Hsu, V. S. Chang, P. S. Lim, C. L. Hung, L. G. Yao, J. C. Jiang, H. J. Lin, Y. Jin, S. M. Jang, H. J. Tao, S. C. Chen, and M. S. Liang, "High performance tantalum carbide metal gate stacks for nMOSFET application" *IEDM Tech. Dig.*, pp. 2.3.1-2.3.4, 2005
- [1.12] J. R. Tucker, "Schottky-barrier MOSFETs for silicon nanoelectronics," *IEEE Frontiers Electron.*, pp. 97-100, 1997
- [1.13] B. Y. Tsui, and C. P. Lin, "A novel 25-nm modified Schottky-barrier Fin FET with high performance," *IEEE Elec. Dev. Lett.*, vol. 25, pp. 430-433, 2004

- [1.14] H. Wakabayashi, T. Tatsumi, N. Ikarashi, M. Oshida, H. Kawamoto, N. Ikezaka, T. Ikezaka, T. Tamamoto, M. Hane, Y. Mochizuki, and T. Mogami, "Improved sub-100nm CMOS devices with elevated source/drain extensions by tunneling Si-selective-epitaxial-growth," *IEDM Tech. Dig.*, pp. 6.5.1-6.5.4, 2005
- [1.15] H. Iwai, S. Ohmi, S. Akama, C. Ohshima, A. Kikuchi, I. Kashiwagi, J. Taguchi, H. Yamamoto, J. Tonotani, Y. Kim, I. Ueda, A. Kuriyama, Y. Yoshihara, "Advanced gate dielectric materials for sub-100 nm CMOS," *IEDM Tech. Dig.*, pp. 625-628, 2002
- [1.16] T. P. Ma, "Making silicon nitride film a viable gate dielectric," *IEEE Trans. on Elec. Dev.*, vol. 45, pp. 680-690, 1998
- [1.17] "Process integration, devices, and structures," International Technology Roadmap for Semiconductors (ITRS), 2005 Edition
- [1.18] W. J. Zhu, T. Tamagawa, M. Gibson, T. Furukawa, and T. P. Ma, "Effect of Al inclusion in HfO₂ on the physical and electrical properties of the dielectrics," *IEEE Elec. Dev. Lett.*, vol. 23, pp. 649-651, 2002
- [1.19] M. S. Joo, B. J. Cho, N. Balasubramanian, and D.-L. Kwong, "Thermal instability of effective work function in metal/high-k stack and its material dependence," *IEEE Elec. Dev. Lett.*, vol. 25, pp. 716-718, 2004
- [1.20] M. V. Fischetti, D. A. Neumayer, and E. A. Cartier, "Effective electron mobility in Si inversion layers in metal-oxide-semiconductor systems with a high-k insulator: the role of remote phonon scattering," *J. of Appl. Phys.*, vol. 90, pp. 4587-4608, 2001
- [1.21] C. C. Hobbs, L. R. C. Fonseca, A. Knizhnik, V. Dhandapani, S. B. Samavedam, W. J. Taylor, J. M. Grant, L. G. Dip, D. H. Triyoso, R. I.

- Hegde, D. C. Gilmer, R. Garcia, D. Roan, M. L. Lovejoy, R. S. Rai, E. A. Hebert, H.-H. Tseng, S. G. H. Anderson, B. E. White, and P. J. Tobin, "Fermi-level pinning at the polysilicon/metal oxide interface – part I," *IEEE Trans. on Elec. Dev.*, vol. 51, pp. 971-977, 2004
- [1.22] S. B. Samavedam, L. B. La, P. J. Tobin, B. White, C. Hobbs, L. R. C. Fonseca, A. A. Demkov, J. Schaeffer, E. Luckowski, A. Martinez, M. Raymond, D. Triyoso, D. Roan, V. Dhandapani, R. Garcia, S. G. H. Anderson, K. Moore, H.-H. Tseng, C. Capasso, O. Adetutu, D. C. Gilmer, W. J. Taylor, R. Hegde, and J. Grant, "Fermi level pinning with sub-monolayer MeOx and metal gates," *IEDM Tech. Dig.*, pp. 307-310, 2003
- [1.23] H.C.-H. Wang, S.-J. Chen, M.-F. Wang, P.-Y. Tsai, C.-W. Tsai, T.-W. Wang, S.M. Ting, T.-H. Hou, P.-S. Lim, H.-J. Lin, Y. Jin, H.-J. Tao, S.-C. Chen, C.H. Diaz, M.-S. Liang, and C. Hu, "Low power device technology with SiGe channel, HfSiON, and poly-Si gate," *IEDM Tech. Dig.*, pp. 161-164, 2004
- [1.24] T. Watanabe, M. Takayanagi, K. Kojima, K. Sekine, H. Yamasaki, K. Eguchi, K. Ishimaru, and H. Ishiuchi, "Impact of Hf concentration on performance and reliability for HfSiON-CMOSFET," *IEDM Tech. Dig.*, pp. 507-510, 2004
- [1.25] C. Choi, C. S. Kang, C. Y. Kang, R. Choi, H. J. Cho, Y. H. Kim, S. J. Rhee, M. Akbar, and J. C. Lee, "The effects on nitrogen and silicon profile on high-k MOSFET performance and bias temperature instability," *VLSI Tech. Dig.* pp. 214-215, 2004
- [1.26] J. C. Lee, H. J. Cho, C. S. Kang, S. Rhee, Y. H. Kim, R. Choi, C. Y. Kang,

- C. Choi, M. Abkar, "High-k dielectrics and MOSFET characteristics," *IEDM Tech. Dig.*, pp. 95-98, 2003
- [1.27] H.C.-H. Wang, C. W. Tsai, S. J. Chen, C. T. Chan, H. J. Lin, Y. Jin, H. J. Tao, S. C. Chen, C. H. Diaz, T. Ong, A. S. Oates, M. S. Liang, and M. H. Chi, "Reliability of HfSiON as gate dielectric for advanced CMOS technology," *Symp. on VLSI Tech.*, pp.170-171, 2005
- [1.28] T. Kauerauf, R. Degraeve, F. Crupi, B. Kaczer, G. Groeseneken, and H. Maes, "Trap generation and progressive wearout in thin HfSiON," *Proc. Int. Reliab. Phys. Symp.*, pp. 45-49, 2005
- [1.29] A. Shanware, M. R. Visokay, J. J. Chambers, A. L. P. Rotondaro, H. Bu, M. J. Bevan, R. Khamankar, S. Aur, P. E. Nicollian, J. McPherson, and L. Colombo, "Evaluation of the positive bias temperature stress stability in HfSiON gate dielectrics," *Proc. Int. Reliab. Phys. Symp.*, pp. 208-213, 2003
- [1.30] L. Pantisano, E. Cartier, A. Kerber, R. Degraeve, M. Lorenzini, M. Rosmeulen, G. Groeseneken, and H. E. Maes, "Dynamics of threshold voltage instability in stacked high-k dielectrics: role of the interfacial oxide," *VLSI Tech. Dig.* pp. 163-164, 2003
- [1.31] C. D. Young, R. Choi, J. H. Sim, B. H. Lee, P. Zeitzoff, Y. Zhao, K. Matthews, G. A. Brown, and G. Bersuker, "Interfacial layer dependence of HfSi_xO_y gate stacks on V_T instability and charge trapping using ultra-short pulse I-V characterization," *Proc. Int. Reliab. Phys. Symp.*, pp. 75-79, 2005
- [1.32] C. Shen, M.F. Li, X.P. Wang, H.Y. Yu, Y.P. Feng, A.T.-L. Lim, Y.C. Yeo, D.S.H. Chan, and D.L. Kwong, "Negative U traps in HfO₂ gate

- dielectrics and frequency dependence of dynamic BTI in MOSFETs," *IEDM Tech. Dig.*, pp.733-736, 2004
- [1.33] F. Crupi, R. Degraeve, A. Kerber, A. Kerber, D. H. Kwak, and G. Groeseneken, "Correlation between stress-induced leakage current (SILC) and the HfO₂ bulk trap density in a SiO₂/HfO₂ stack," *Proc. Int. Reliab. Phys. Symp.*, pp. 181-187, 2004
- [1.34] R. Degraeve, F. Crupi, D. H. Kwak, and G. Groeseneken, "On the defect generation and low voltage extrapolation of Q_{BD} in SiO₂/HfO₂ stacks," *VLSI Tech. Dig.* pp. 140-141, 2004
- [1.35] C. T. Chan, C. J. Tang, T. Wang, H. C.-H. Wang, and D. D. Tang, "Positive bias and temperature stress induced two-stage drain current degradation in HfSiON nMOSFET's," *IEDM Tech. Dig.*, pp. 571-574, 2005
- [1.36] R. Degraeve, A. Kerber, P. Roussel, E. Cartier, T. Kauerauf, L. Pantisano, G. Groeseneken, "Effect of bulk trap density on HfO₂ reliability and yield," *IEDM Tech. Dig.*, pp. 935-938, 2003
- [1.37] T. Yamaguchi, I. Hirano, R. Iijima, K. Sekine, M. Takayanagi, K. Eguchi, Y. Mitani, and N. Fukushima, "Thermochemical understanding of dielectric breakdown in HfSiON with current acceleration," *Proc. Int. Reliab. Phys. Symp.*, pp. 67-74, 2005
- [1.38] S. Rangan, N. Mielke, and E. C. C. Yeh, "Universal recovery behavior of negative bias temperature instability," *IEDM Tech. Dig.*, pp. 341-344, 2003
- [1.39] C. T. Chan, H. C. Ma, C. J. Tang, and T. Wang, "Investigation of post-NBTI stress recovery in pMOSFETs by direct measurement of

single oxide charge de-trapping," *VLSI Tech. Dig.* pp. 90-91, 2005

- [1.40] T. Wang, C. T. Chan, C. J. Tang, C. W. Tsai, H. C.-H. Wang, M. H. Chi, and D. D. Tang, "A novel transient characterization technique to investigate trap properties in HfSiON Gate Dielectric MOSFETs - from single electron emission to PBTI recovery transient," to appear in *IEEE Trans. on Elec. Dev.*, 2006

Chapter 2

- [2.1] K. A. Jenkins and J. Y.-C. Sun, "Measurement of I-V curves of Silicon-on-Insulator (SOI) MOSFETs without self-heating," *IEEE Elec. Dev. Lett.*, vol. 16, pp. 145-147, 1995
- [2.2] D. V. Singh, P. Solomon, E. P. Gusev, G. Singo, and Z. Ren, "Ultra-fast measurements of the inversion charge in MOSFETs and impact on measured mobility in high-k MOSFETs," *IEDM Tech. Dig.*, pp. 863-866, 2004
- [2.3] A. Kerber, E. Cartier, L. Pantisano, M. Rosmeulen, R. Degraeve, T. Kauerauf, G. Groeseneken, H. E. Maes, and U. Schwalke, "Characterization of the V_T -instability in $\text{SiO}_2/\text{HfO}_2$ gate dielectrics," *Proc. Int. Reliab. Phys. Symp.*, pp. 41-45, 2003
- [2.4] C. Shen, M.-F. Li, X. P. Wang, Y.-C. Yeo, and D.-L. Kwong, "A fast measurement technique of MOSFET I_d - V_g characteristics," *IEEE Elec. Dev. Lett.*, vol. 27, pp. 55-57, 2006
- [2.5] 汪大暉, 詹前泰, 「用於電晶體暫態與直流電性分析之量測電路及其方法」, 中華民國發明專利, 申請中, 2005 年 (T. Wang and C. T. Chan, "A measurement circuit and techniques for transient and DC analysis of

- electrical properties in transistors," patent pending, Taiwan, Republic of China, 2005)
- [2.6] J. D. Bude, M. Mastrapasqua, M. R. Pinto, R. W. Gregor, P. J. Kelley, R. A. Kohler, C. W. Leung, Y. Ma, R. J. McPartland, P. K. Roy, and R. Singh, "Secondary electron flash - a high performance, low power flash technology for 0.35 μ m and below," *IEDM Tech. Dig.*, pp. 279-282, 1997
- [2.7] Z. Liu and T. P. Ma, "A new programming technique for flash memory devices," *Dig. of VLSI Technology, System, and Applications*. pp. 195-198, 1999
- [2.8] B. Eitan, P. Pavan, I. Bloom, E. Aloni, A. Frommer, and D. Finzi, "NRROM: A novel localized trapping, 2-bit nonvolatile memory cell," *IEEE Elec. Dev. Lett.*, vol. 21, pp. 543-545, 2000
- [2.9] C.-C. Yeh, T. Wang, W.-J. Tsai, T.-C. Lu, M.-S. Chen, Y.-Y. Liao, W. Ting, Y.-H. Joseph Ku, and C.-Y. Lu, "A novel PHINES flash memory cell with low power program/erase, small pitch, two-bits-per-cell for data storage applications," *IEEE Trans. on Elec. Dev.*, vol. 52, pp. 541-546, 2005

Chapter 3


- [3.1] C. Shen, M.F. Li, X.P. Wang, H.Y. Yu, Y.P. Feng, A.T.-L. Lim, Y.C. Yeo, D.S.H. Chan, and D.L. Kwong, "Negative U traps in HfO₂ gate dielectrics and frequency dependence of dynamic BTI in MOSFETs," *IEDM Tech. Dig.*, pp.733-736, 2004
- [3.2] C. T. Chan, C. J. Tang, C. H. Kuo, H. C. Ma, C. W. Tsai, H. C. H. Wang, M. H. Chin, and Tahui Wang, "Single-electron emission of eraps in

- HfSiON as high-k gate dielectric for MOSFETs," *Proc. Int. Reliab. Phys. Symp.*, pp. 41-44, 2005
- [3.3] S. Rangan, N. Mielke, and E. C. C. Yeh, "Universal recovery behavior of negative bias temperature instability," *IEDM Tech. Dig.*, pp. 341-344, 2003
- [3.4] M. Denais, A. Bravaix, V. Huard, C. Parthasarathy, G. Ribes, F. Perrier, Y. Rey-Tauriac, and N. Revil, "On-the-fly characterization of NBTI in ultra-thin gate oxide PMOSFET's," *IEDM Tech. Dig.*, pp.109-112, 2004
- [3.5] C. T. Chan, H. C. Ma, C. J. Tang, and Tahui Wang, "Investigation of post-NBTI stress recovery in pMOSFETs by direct measurement of single oxide charge de-trapping," *VLSI Tech. Dig.*, pp. 90-91, 2005
- [3.6] R. Degraeve, A. Kerber, P. Roussell, E. Cartier, T. Kauerauf, L. Pantisano, G. Groeseneken, "Effect of bulk trap density on HfO₂ reliability and yield," *IEDM Tech. Dig.*, pp. 935-938, 2003
- [3.7] R. Degraeve, F. Crupi, D. H. Kwak, and G. Groeseneken, "On the defect generation and low voltage extrapolation of Q_{BD} in SiO₂/HfO₂ stacks," *VLSI Tech. Dig.* pp. 140-141, 2004
- [3.8] H.C.-H. Wang, S.-J. Chen, M.-F. Wang, P.-Y. Tsai, C.-W. Tsai, T.-W. Wang, S.M. Ting, T.-H. Hou, P.-S. Lim, H.-J. Lin, Y. Jin, H.-J. Tao, S.-C. Chen, C.H. Diaz, M.-S. Liang, and C. Hu, "Low power device technology with SiGe channel, HfSiON, and poly-Si gate," *IEDM Tech. Dig.*, pp. 161-164, 2004
- [3.9] H.C.-H. Wang, C. W. Tsai, S. J. Chen, C. T. Chan, H. J. Lin, Y. Jin, H. J. Tao, S. C. Chen, C. H. Diaz, T. Ong, A. S. Oates, M. S. Liang, and M. H. Chi, "Reliability of HfSiON as gate dielectric for advanced CMOS

- technology," accepted, *VLSI Tech. Dig.*, pp. 170-171, 2005
- [3.10] M. H. Tsai, T. P. Ma, and T. R. Hook, "Channel length dependence of random telegraph signal in sub-micron MOSFETs," *IEEE Elec. Dev. Lett.*, vol. 15, pp.504-506, 1994
- [3.11] O. K. B. Lui and P. Migliorato, "A new generation-recombination model for device simulation including the Poole-Frenkel effect and phonon-assisted tunneling," *Solid-State Electronics.*, vol. 41, pp.575-583, 1997
- [3.12] K. A. Nasyrov, V. A. Gritsenko, M. K. Kim, H. S. Chae, S. D. Chae, W. I. Ryu, J. H. Sok, J.-W. Lee, and B. K. Kim, "Charge transport mechanism in metal-nitride-oxide-silicon structures," *IEEE Elec. Dev. Lett.*, vol. 23, pp.336-338, 2002
- [3.13] R. R. Hearing and E. N. Adams, "Theory and application of thermally stimulated currents in photoconductors," *Phys. Rev.*, vol. 117, pp.451-454, 1960
- [3.14] G. Ribes, S. Bruyere, D. Roy, M. Muller, M. Denais, V. Huard, T. Skotnicki, and G. Ghibaudo, "Trapping and detrapping mechanism in Hafnium based dielectrics characterized by pulse gate voltage techniques," *IEEE Integrated Reliability Workshop (IRW) Final report*, pp. 125-127, 2004
- [3.15] Y. T. Hou, M. F. Li, H. Y. Yu, Y. Jin, D. L. Kwong, "Quantum tunneling and scalability of HfO₂ and HfAlO gate stacks," *IEDM Tech. Dig.*, pp. 731-734, 2002
- [3.16] M. A. Alam, "NBTI: Modeling," IRPS short course, 2005
- [3.17] S. Ogawa, M. Shimaya, and N. Shiono, "Interface-trap generation at

ultrathin SiO₂ (4-6nm)-Si interfaces during negative-bias temperature aging," *J. of Appl. Phys.*, vol. 77, pp. 1137-1148, 1995

- [3.18] V. Huard and M. Denais, "Hole trapping effect on methodology for DC and AC negative bias temperature instability measurements in pMOS transistors," *Proc. Int. Reliab. Phys. Symp.*, pp. 40-45, 2004
- [3.19] T. Yang, M. F. Li, C. Shen, C. H. Ang, C. Zhu, Y. C. Yeo, G. Samudra, S. C. Rustagi, M. B. Yu, and D. L. Kwong, "Fast and slow dynamic NBTI components in p-MOSFET with SiON dielectric and their impact on device life-time and circuit application," *VLSI Tech. Dig.*, pp. 92-93, 2005
- [3.20] I. Lundstrom, and C. Svensson, "Tunneling to traps in insulators," *J. Of Appl. Phys.*, vol. 43, pp. 4045-4047, 1972



Chapter 4

- [4.1] N. Kimizuka, T. Yamamoto, T. Mogami, K. Yamaguchi, K. Imai, and T. Horiuchi, "The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling," *VLSI Tech. Dig.* pp. 73-74, 1999
- [4.2] H. C.-H. Wang, C. W. Tsai, S. J. Chen, C. T. Chan, H. J. Lin, Y. Jin, H. J. Tao, S. C. Chen, C. H. Diaz, T. Ong, A. S. Oates, M. S. Liang, and M. H. Chi, "Reliability of HfSiON as gate dielectric for advanced CMOS technology," *VLSI Tech. Dig.* pp. 170-171, 2005
- [4.3] S. Zafar, A. Callegari, E. Gusev, and M. V. Fischetti, "Charge trapping in high K gate dielectric stacks," *IEDM Tech. Dig.*, pp. 517-520, 2002
- [4.4] S. Zafar, A. Callegari, E. Gusev, and M. V. Fischetti, "Charge trapping related threshold voltage instabilities in high permittivity gate dielectric stacks," *J. Appl. Phys.*, vol. 93, pp. 9298-9303, 2003
- [4.5] A. Shanware, M. R. Visokay, J. J. Chambers, A. L. P. Rotondaro, H. Bu,

- M. J. Bevan, R. Khamankar, S. Aur, P. E. Nicollian, J. McPherson, and L. Colombo, "Evaluation of the positive bias temperature stress stability in HfSiON gate dielectrics," *Proc. Int. Reliab. Phys. Symp.*, pp. 208-213, 2003
- [4.6] C. T. Chan, C. J. Tang, C. H. Kuo, H. C. Ma, C. W. Tsai, H. C. H. Wang, M. H. Chi, and Tahui Wang, "Single-electron emission of eraps in HfSiON as high-k gate dielectric for MOSFETs," *Proc. Int. Reliab. Phys. Symp.*, pp. 41-44, 2005
- [4.7] C. T. Chan, C. J. Tang, T. Wang, H. C.-H. Wang, and D. D. Tang, "Positive bias and temperature stress induced two-stage drain current degradation in HfSiON nMOSFET's," *IEDM Tech. Dig.*, pp. 571-574, 2005
- [4.8] C. T. Chan, H. C. Ma, C. J. Tang, and T. Wang, "Investigation of post-NBTI stress recovery in pMOSFETs by direct measurement of single oxide charge de-trapping," *VLSI Tech. Dig.* pp. 90-91, 2005
- [4.9] T. Wang, C. T. Chan, C. J. Tang, C. W. Tsai, H. C.-H. Wang, M. H. Chi, and D. D. Tang, "A novel transient characterization technique to investigate trap properties in HfSiON Gate Dielectric MOSFETs - from single electron emission to PBTI recovery transient," to appear in *IEEE Trans. on Elec. Dev.*, 2006
- [4.10] H. C.-H. Wang, S.-J. Chen, M.-F. Wang, P.-Y. Tsai, C.-W. Tsai, T.-W. Wang, S.M. Ting, T.-H. Hou, P.-S. Lim, H.-J. Lin, Y. Jin, H.-J. Tao, S.-C. Chen, C.H. Diaz, M.-S. Liang, and C. Hu, "Low power device technology with SiGe channel, HfSiON, and poly-Si gate," *IEDM Tech. Dig.*, pp. 161-164, 2004
- [4.11] T. Yang, M. F. Li, C. Shen, C. H. Ang, C. Zhu, Y. C. Yeo, G. Sam udra, S. C. Rustagi, M. B. Yu, and D. L. Kwong, "Fast and slow dynamic NBTI components in p-MOSFET with SiON dielectric and thrie impact on device life-time and circuit application," *VLSI Tech. Dig.* pp. 92-93, 2005
- [4.12] R. Degraeve, A. Kerber, P. Roussell, E. Cartier, T. Kauerauf, L. Pantisano, G. Groeseneken, "Effect of bulk trap density on HfO₂

- reliability and yield," *IEDM Tech. Dig.*, pp. 935-938, 2003
- [4.13] R. Degraeve, F. Crupi, D. H. Kwak, and G. Groeseneken, "On the defect generation and low voltage extrapolation of Q_{BD} in SiO_2/HfO_2 stacks," *VLSI Tech. Dig.* pp. 140-141, 2004
- [4.14] T. Yamaguchi, I. Hirano, R. Iijima, K. Sekine, M. Takayanagi, K. Eguchi, Y. Mitani, and N. Fukushima, "Thermochemical understanding of dielectric breakdown in HfSiON with current acceleration," *Proc. Int. Reliab. Phys. Symp.*, pp. 67-74, 2005
- [4.15] I. Lundstrom and C. Svensson, "Tunneling to traps in insulators," *J. of Appl. Phys.*, vol. 43, pp. 4045-5047, 1972
- [4.16] D. A. Adams, J. T. Smith, J. R. Murray, A. H. White, and S. Wrazien, "Design, fabrication ,and characterization of high-density radiation hardened SONOS/CMOS EEPROMs for space and military systems," *Proc. Non-Volatile Memory Tech. Symp.*, pp. 60-65, 2004

Chapter 5

- [5.1] S. Zafar, B. H. Lee, J. Stathis, A. Callegari, and T. Ning, "A model for negative bias temperature instability (NBTI) in oxide and high-k pFETs," *VLSI Tech. Dig.* pp. 208-209, 2004
- [5.2] M. Houssa, S. De Gendt, J. L. Autran, G. Groeseneken, and M. M. Heyns, "Detrimental impact of hydrogen on negative bias temperature instabilities in HfO_2 -based pMOSFETs," *VLSI Tech. Dig.* pp. 212-213, 2004
- [5.3] M. Houssa, M. Aoulaiche, S. Van Elshocht, S. De Gendt, G. Groeseneken, and M. M. Heyns, "Impact of Hf content on negative bias temperature instabilities in HfSiON-based gate stacks," *Appl. Phys. Lett.*, vol. 86, pp. 173509, 2005
- [5.4] T. Wang, C. T. Chan, C. J. Tang, C. W. Tsai, H. C.-H. Wang, M. H. Chi, and D. D. Tang, "A novel transient characterization technique to investigate trap properties in HfSiON Gate Dielectric MOSFETs - from single electron emission to PBTi recovery transient," to appear in *IEEE*

Trans. on Elec. Dev., 2006

- [5.5] S. Rangan, N. Mielke, and E. C. C. Yeh, "Universal recovery behavior of negative bias temperature instability," *IEDM Tech. Dig.*, pp. 341-344, 2003
- [5.6] T. Yang, M. F. Li, C. Shen, C. H. Ang, C. Zhu, Y. C. Yeo, G. Samudra, S. C. Rustagi, M. B. Yu, and D. L. Kwong, "Fast and slow dynamic NBTI components in p-MOSFET with SiON dielectric and their impact on device life-time and circuit application," *VLSI Tech. Dig.* pp. 92-93, 2005
- [5.7] H. C.-H. Wang, C. W. Tsai, S. J. Chen, C. T. Chan, H. J. Lin, Y. Jin, H. J. Tao, S. C. Chen, C. H. Diaz, T. Ong, A. S. Oates, M. S. Liang, and M. H. Chi, "Reliability of HfSiON as gate dielectric for advanced CMOS technology," *VLSI Tech. Dig.* pp. 170-171, 2005
- [5.8] H. C.-H. Wang, S.-J. Chen, M.-F. Wang, P.-Y. Tsai, C.-W. Tsai, T.-W. Wang, S.M. Ting, T.-H. Hou, P.-S. Lim, H.-J. Lin, Y. Jin, H.-J. Tao, S.-C. Chen, C.H. Diaz, M.-S. Liang, and C. Hu, "Low power device technology with SiGe channel, HfSiON, and poly-Si gate," *IEDM Tech. Dig.*, pp. 161-164, 2004
- [5.9] C. T. Chan, C. J. Tang, T. Wang, H. C.-H. Wang, and D. D. Tang, "Positive bias and temperature stress induced two-stage drain current degradation in HfSiON nMOSFET's," *IEDM Tech. Dig.*, pp. 571-574, 2005
- [5.10] C. T. Chan, H. C. Ma, C. J. Tang, and T. Wang, "Investigation of post-NBTI stress recovery in pMOSFETs by direct measurement of single oxide charge de-trapping," *VLSI Tech. Dig.* pp. 90-91, 2005

Chapter 6

- [6.1] K. K. Hung, P. K. Ko, C. Hu, and Y. C. Cheng, "A unified model for the flicker noise in metal-oxide-semiconductor field-effect transistors," *IEEE Trans. on Elec. Dev.*, vol. 37, pp. 654-665, 1990