國立交通大學

光電工程研究所碩士班

碩士論文

具有輕掺雜汲極之複晶矽 薄膜電晶體電性模型建立

研 究 生:高士欽

指導教授:冉曉雯 教授

中 華 民 國 九 十 四 年 六 月

具有輕掺雜汲極之複晶矽薄膜電晶體電性模型建立

The I-V Model of Poly-Si TFTs with LDD Structure

研 究 生:高士欽 Student: Shih-Chin Kao

指導教授:冉曉雯 教授 Advisor: Dr. Hsiao Wen Zan

國立交通大學

光電工程所碩士班

碩士論文

A Thesis

Submitted to Institute of Electro-Optical Engineering College of Electrical Engineering and Computer Science National Chiao Tung University in partial Fulfillment of the Requirements for the Degree of

Master

in

Electro-Optical Engineering

June 2005

Hsinchu, Taiwan, Republic of China

中華民國九十四年六月

具有輕掺雜汲極之複晶矽薄膜電晶體電性模型建立

研究生:高 士 欽 吉導教授:冉 曉 雯 教授

國立交通大學

光電工程研究所碩士班

中文摘要

 複晶矽薄膜電晶體在面板技術的應用上,由於其具有高遷移率,可以實現系 統面板(System on Panel)的技術,也就是可以將周邊電路直接以複晶矽薄膜電晶 體實現在玻璃基板上,與面板矩陣電路結合成所謂的系統面板。然而,在這樣的 技術發展中,準確的元件模型是SPICE tool中最重要的基礎,在本論文中,我們 特別針對具有輕摻雜汲極(Lightly-Doped Drain, LDD)結構之N型低溫複晶矽薄膜 電晶體建立DC電性模型。

首先,我們研究輕掺雜汲極寄生電阻的萃取方法。利用變化不同的通道長度 和不同的輕摻雜汲極長度,可以萃取出不同的寄生電阻。然後我們建立包含寄生 電阻效應的元件等效電路,根據等效電路,推導出元件的電性模型。模型產生的 電性,可以準確描述元件在通道長度6 µ*m* - 30 µ*m*以及LDD長度0 µ*m* - 3 µ*m* 的輸出特性。除了基本的電流輸出特性,我們也分析元件的轉導特性以及輸出阻 抗特性在不同偏壓下的變化,並利用前述的模型解釋寄生阻抗所造成的影響;另 外,由於複晶矽薄膜特有的DIGBL(Drain-Induced Grain Barrier Lowering)效應, LDD區域的阻抗效應其實會在LDD長度越長通道長度越短的狀況下影響到元件 的線性區特性,我們也針對LDD結構在不同偏壓下的等效阻抗變化做了初步的模 型;最後,我們並結合了元件在變溫量測下定義出的晶粒邊界位障,成功建立了 包含薄膜差異性、元件LDD結構差異對元件特性影響的模型。

I

The I-V Model of Poly-Si TFTs with LDD Structure

Student: Shih-Chin Kao Advisor: Dr. Hsiao Wen Zan Institute of Electro-Optical Engineering National Chiao Tung University **Abstract**

 To realize the system-on-panel (SOP) technology, in which we combine the peripheral circuit and panel array circuit on the same glass substrate, it is essential to develop accurate device *I-V* model for Poly-Si TFTs. In this thesis, we especially focus on the modeling of n-channel devices with LDD(Lightly-Doped Drain) structure.

 Firstly, parasitic resistance parameters were extracted from devices with various channel length and LDD length. Then, the device equivalent circuit had been developed including the extracted parasitic resistance parameters. An accurate I-V model was established by combining basic TFT model and the parasitic resistance effects. The model had been verified for devices with channel length varied from 6 μ m to 30 μ m. The transconductance and output resistance behavior are also well explained by our proposed model. The special DIGBL effect of poly-Si film is also observed when the devices with large LDD length and short channel length. We used testkey structure to clarify this effect and established adequate model to explain this phenomena. Finally, the model was combined with the grain barrier height model by extracted the grain barrier height from the Arrenhius plot. Good agreements are found when comparing the simulated results and the experimental results.

Acknowledgement 誌謝

 在口試結束後,腦中湧起了碩士班這兩年間種種的過程。有溫馨、有歡樂、 有難過也有挫折的回憶,讓我在這兩年間不斷的成長及進步。有許多人我要謝謝 他們一路的陪伴。首先感謝我的指導教授冉曉雯老師提供這麼好的環境,讓我能 專心地做研究,不管在學術上或生活上,她都能對我提供意見以及解惑。另外也 感謝在交大裡教過我的老師們,把這麼多的知識ㄧㄧ地傳授給我。

 此外,我要感謝清大電子所的世青學長帶我去NDL學機台,以及教我如何使 用4156的量測機台,也指導我如何處理繁複的數據。還有感謝戴老師實驗室的承 和、彥甫、宏光、承丘和士哲在電資601室陪伴我ㄧ起量測數據,和給我在數據 分析上的協助。此外也感謝他們和他們的學弟可欽、建焜和皓麟以及劉老師實驗 室的興華學長和學弟逸哲、ㄧ德和建文在假日時陪伴我ㄧ起出遊和玩樂。尤其是 一德,更是陪伴我一起游泳的好伙伴,讓我在實驗室的日子中不會發福得太嚴重。

 同時也感謝實驗室的兆仟跟我ㄧ起做計劃,在這一年來我們一起趕計畫結案 一同去參加Conference,留下很多值得回憶的日子。也謝謝中良在量測機台上對 我的協助,讓我在量測上遇到的問題可以獲得解決。另外,銘龍和凱傑,我要謝 謝他們花這麼多的時間跟我討論元件物理的模型,以及提供了許多意見讓我的論 文可以更加充實。還有國錫學長、德章、交大電子所政偉和李老師實驗室的士強、 讚文和資岳⋯等,ㄧ路陪伴我在電資601室的日子,讓我度過這麼有意義的碩士 班生活。

最後感謝我的家人在背後對我的支持,讓我可以專心的讀完碩士班。也謝謝 他們常常上來新竹陪伴我,讓我在北部也能感受到家人的關懷。在這裡,我想對 我的家人、老師們和學長學弟們說,要是沒有你們的幫忙與協助就沒有現在的 我,真的是謝謝你們。

高士欽 2005 仲夏 於交大電資大樓

III

Contents

Chapter 1. Introduction

Chapter 2. Characteristics of thin film transistor with different LDD structures

Table Captions

Chapter 3

- Table3-1. Extracted R_P and l_0 for devices with different LDD lengths
- Table3-2. Key parameters extracted for the proposed modes
- Table3-3. Parameters related to kink effect for devices with different LDD lengths
- Table3-4. Key Parameters of Grain Barrier Model for devices with different film properties

Figure captions

Chapter 1

Fig.1-2- 1 Simplified distribution of charges within the grain and at grain boundaries. At grain boundaries, the trap state density is defined per surface unit, while N_D is a doping volume concentration

Chapter 2

- Fig.2-1-1 Polysilicon TFT device structure
- Fig.2-2- 1 ON resistance as a function of channel length at different gate voltages
- Fig.2-2- 2 The comparison of calculated and measured transconductance. $W/L =$ 6 μ *m* / 13.5 μ *m*, LDD length = 3 μ *m*, and $V_D = 0.1$ *V*
- Fig.2-3-1 (a) and (b) we found that second saturation of drain current at $V_G = 4$ *V*
- Fig.2-3-2 shows that the transconductance G_M of the GOLDD TFT and the two peak were observed at $V_D = 9$
- Fig.2-3-3 we can observe the second saturation of drain current in output resistance
- Fig.2-3-4 the length of LDD region would affect the transconductance *GM*. For both channel length $L = 6 \mu m$ and 12 μm , the transconductance G_M decreased with increasing LDD length
- Fig. 2-4-1 the effect of LDD length and channel length was shown
- Fig.2-4-2 (a) show that the *I-V* curve of drain current with different LDD length and (b) show that drain current increases with increasing temperature

Chapter 3

Fig.3-1-1 equivalent circuit

- Fig.3-1-2 Above-threshold experimental (symbols) and simulated (solid line) *I-V* characteristics for poly-Si TFTs with different LDD lengths
- Fig.3-1-3 The calculated and measured conductance G_D and ON resistance R_{ON}
- Fig.3-1-4 Above-threshold experimental (symbols) and calculated (solid) transconductance of LDD-TFTs with different channel length
- Fig. 3-2-1 (a) and (b) show that drain current increase with increasing temperature
- Fig.3-2-2 (a) and (b) show that *ON* resistance increase with increasing temperature
- Fig.3-2-3 the barrier height can be extracted from *I-V* at different temperature
- Fig.3-2-4 the barrier height dependents on electrical field

Fig.3-2-5 parameters of barrier height were extracted from linear regression line

- Fig.3-2-6 shows that voltage in LDD region dependent on drain voltage
- Fig.3-2-7 the variation of parasitic resistance dependent on drain voltage was **THEFFER** showed
- Fig.3-3-1 The relationship of activation energy versus drain voltage for different gate voltages. The solid lines represent the simulated result and the symbols represent the experimental data ($W/L = 6 \mu m / 13.5 \mu m$)
- Fig.3-3-2 Barrier height as a function of gate voltage for (a) devices with as-deposited poly-Si film and (b) devices with ELA poly-Si film. The symbols are experimental data and the solid line is the simulated result
- Fig.3-3-3 *N_T* was extracted from curve in the plot of $E_B^{-1/\gamma}$ vs. V_G (W/L = 6μ *m*/10.5 μ *m*, ELA sample, $V_D = 0.1V$
- Fig.3-3-4 (a) V_T was extracted from x-axis intersection in the plot of $E_B^{-1/\gamma}$ vs. V_G $(W/L = 6 \mu m/10.5 \mu m$, ELA sample, $V_D = 0.1 V$ (b) was extracted

from the intersection of $E_B^{-1/\gamma}$ vs. V_G at different drain voltage conditions ($W/L = 6 \mu m/10.5 \mu m$, ELA sample)

Fig.3-3-5 The comparison of experimental (symbols) and simulated (solid line) *I-V* output characteristics for poly-Si TFTs with (a) no LDD and (b) 3-µ*m*-thick LDD structures

Chapter 1

Introduction

1-1. Overview of Polysilicon TFT Technology

In recent years, polycrystalline (poly-Si) silicon thin film transistors (TFTs) become more noticeable because of their widely applications in active matrix liquid crystal displays[1-3], some memory devices such as dynamic random access memories (DRAMs)[4], static random access memories (SRAMs)[5], electrical programming read only memories (EEPROMs)[6], electrical erasable programming read only memories (EPROMs)[7], linear image sensors[8], thermal printer heads[9], photodector amplifier[10], scanner, neutral network[11] and three dimension LSIs[12].

 Commercially, amorphous silicon (a-Si) TFTs has been used in large area LCDs and the pixel array, but the connection of the external driving circuits and pixel array is necessary. This increases the assembly complexity. For poly-Si TFTs, carrier mobility larger than 100 cm²/V-s is easily achieved by present mature technology, which is enough to be used as peripheral driving circuits [5]. Therefore, it is possible to integrate the pixel array and the driving circuits on the same glass to reduce the assembly complexity and cost. In addition, because of the higher mobility of poly-Si TFTs, the dimension of the poly-Si TFTs can be made smaller than that of amorphous silicon TFTs for high density' high resolution AMLCDs.

1-2. Defects in Poly-Si Film

The poly-Si material is a heterogeneous material made of very small crystals of silicon of silicon atoms in contact with each other constituting a solid phase material.

These small crystals are called crystallites. The main difference with a monocrystalline material is the presence of these crystallites that have any type of orientation that means a break in the crystal from one crystallite to the other. Because the material remains solid, the atoms at the border of a crystallite are also linked to the neighbor crystallite ones. However, these atom bonds are disoriented in comparison with a perfect lattice of silicon. This border is called a grain boundary. The break in the lattice at grain boundary creates a break in the periodicity of the potential in the material, and as a mater of fact, creates new energy states in the band gap of the silicon. In other words, this means that energy states are created at grain boundaries, which can govern the electrical behavior of the film and consequently of the devices based on the polycrystalline material. These states can be spread all over the band gap in function of the nature of the break. For example dangling bonds create deep states in the band gap that can be very electrically active. They can act as acceptor-like traps or donor-like ones depending on the position of the Fermi level in the band gap. This type of defect has to be minimized in the layer. Some special treatments such as hydrogen plasma can decrease the number or the equivalent density of these defects.

The poly-Si material is, as previously mentioned, a heterogeneous material due the presence of grain boundaries. These grain boundaries act as energy barriers that the carriers have to overcome. The conduction is affected by the grain boundaries in comparison with its monocrystalline counterpart. To describe the conduction in the polycrystalline material, the first point is to calculate the energy barrier present at grain boundaries, which limits the transport of carriers from one crystallite to the other. J.Y. Seto proposed the first credible model.[13]

Seto's model assumptions

The Seto's model is based on the following assumptions:

- Poly-Si film has small grain size,
- The single crystalline silicon energy band structure is assumed to be applicable inside the crystallites,
- Doping concentration in poly-Si is uniform,
- All the doping atoms are ionized,
- All the grains have the same size, cubic shape,
- The representation is mono-dimensional,
- The grain boundaries have no thickness,
- The defects are carrier traps that are located in the grain boundaries. In this condition, the trap concentration is defined per surface unit. The trap is assumed مانانانان to be initially neutral and become charged by trapping carriers,
- The traps are acceptors in the n-type and donors in the p-typed semiconductor,
- The trap energy level is unique and located more or less in middle of the $n_{\rm H\,III}$ forbidden band.

Barrier height calculation:

We consider the different following parameters: *X*, extension of the space charge region; N_D , donor doping atom concentration; N_{TA} , acceptor like trap surface density at grain boundaries; *ε0*, permittivity in vacuum; *εs,* semiconductor permittivity; *LG*, size of the grain; φ , the electrostatic potential; x , the position coordinate.

The distribution of the charges in the material is schematically described Figure 1-2-1. At grain boundaries, the surface trap charge density is qN_{TA} , which thus compensates the charge of the volume ionized doping atom concentration (qN_D) . An abrupt depletion approximation is used to calculate the energy band diagram in the crystallite.

In the space charge region, for $0 < x < \frac{X}{2}$ $\frac{d^2 \varphi}{dx^2} = \frac{qN_D}{\varepsilon_F \varepsilon_0}$ *2* 2φ *qN dx d* $\frac{\varphi}{2} = \frac{qN_D}{\varepsilon_r \varepsilon_0}$ (1-2-1)

Out of the space charge region,
$$
\frac{X}{2} < x < \frac{L_G}{2}
$$
 $\frac{d^2 \varphi}{dx^2} = 0$ (1-2-2)

Considering that at the border of the space charge region the electric field is null:

$$
\left[\frac{d\varphi}{dx}\right]_{X/2} = 0 \text{ for } 0 < x < \frac{X}{2} : \frac{d\varphi}{dx} = \frac{qN_D}{\varepsilon_s \varepsilon_0} x + cst = \frac{qN_D}{\varepsilon_s \varepsilon_0} \left(\frac{X}{2} - x\right)
$$

$$
\frac{X}{2} < x < \frac{L_G}{2} : \varphi(x) = \varphi\left(\frac{X}{2}\right) : \varphi(x) = \frac{qN_D}{2\varepsilon_s \varepsilon_0} \left(\frac{X}{2} - x\right)^2 + \varphi\left(\frac{X}{2}\right)
$$

Thus the energy barrier height (E_B) is defined at grain boundaries as the energy difference between the positions $x = 0$ and $x = \frac{X}{2}$.

$$
E_B = \left(q\varphi(0) - q\varphi\left(\frac{X}{2}\right)\right) = +\frac{q^2 N_D}{2\varepsilon_s \varepsilon_0} \left(\frac{X}{2}\right)^2 \qquad E_B = +\frac{q^2 N_D}{8\varepsilon_s \varepsilon_0} X^2 \tag{1-2-3}
$$

The value of *X* has to verify for the electrical neutrality of the global material, which means XqN_D^+ + qN_{TA} . N_{TA} is the ionized part of N_{TA} .

The Seto's model defines a critical concentration (N_D^*) , which corresponds to this

limit:
$$
\frac{X}{2} = \frac{L_G}{2} \rightarrow X = L_G \rightarrow N_D \stackrel{*}{=} \frac{N_{TA}}{L_G}
$$
 (1-2-4)

For a fixed trap density, if the effective doping concentration is higher than the critical concentration, the space charge extension is lower than the crystallite site. On the contrary, the crystallite is fully depleted.

$$
N_D > N_D^* : X = \frac{N_{TA}}{N_D} \text{ and } E_B = +\frac{q^2}{8\varepsilon_s \varepsilon_0} \frac{N_{TA}}{N_D}^2
$$
 (1-2-5)

The expressions of the potential in the both regions are shown as follows:

$$
0 < x < \frac{X}{2} \qquad \qquad \varphi(x) = -\frac{qN_D}{2\varepsilon_s \varepsilon_0} \left(\frac{N_{TA}}{2N_D} - x\right)^2 \tag{1-2-6}
$$

$$
\frac{X}{2} < x < \frac{L_G}{2} \qquad \qquad \varphi(x) = 0 \tag{1-2-7}
$$

$$
N_D < N_D^* : \quad X = L_G \text{ with } L_G N_D = N_{TA} \quad E_B = +\frac{q^2 N_D}{8 \varepsilon_s \varepsilon_0} L_G^2 \tag{1-2-8}
$$

The potential variation in the crystallite is expressed by the following:

$$
\varphi(x) = \frac{qN_D}{2\varepsilon_s \varepsilon_0} \left(\frac{L_G}{2} - x\right)^2 \tag{1-2-9}
$$

1-3. RPI Model for Poly-Si TFT

The poly-Si TFT models could be divided into three categories: the models that try to incorporate the physics related to individual grain boundaries[14], the models that use close form analytical expressions for current-voltage characteristics[15,16], and the models based on effective medium. In recent years, several models for poly-Si TFTs have been proposed. Lin et al. obtained an expression for grain barrier height as a function of gate bias and the lateral electric field from a quasi-two-dimensional formulation of Poisson's equation. This solution was incorporated in an expression for the drain current in poly-Si TFTs. Further insight relating the characteristics to the poly-Si material parameters was provided by Fortunato and Magliorato [17]. Other solutions use Poisson's equation with the inclusion of space charge due to traps. Still others seek formulations with a minimum of empirical approximations. Although useful for the insight they provide, these expressions tend to be too complication for implementation in circuit simulators. The effective medium approach permits the development of comparatively simple models with only a few easily extractable parameters. Although these parameters cannot always be directly related to material

properties, such models are attractive for use in SPICE type circuit simulators.

The above models are mainly developed for long-channel poly-Si TFTs although later versions by Jacunski et al. [18,19] have included physics based formulations of important mechanisms such as the kink effect, the field effect mobility in moderate inversion, and the subthreshold current. Finally, the most recent models based on these semi-empirical effective medium approach also include short-channel effects, drain induced barrier lowering (DIBL), velocity saturation, temperature effects, and mobility degradation at high gate bias.[18,20-22]

 The poly-Si TFT models developed by Jacunski et al.[18] are essentially unified models for long-channel devices. Above threshold, the conducting channel (*Ia*) in the non-saturated regime is given by an expression similar to that used for long-channel crystalline MOSFETs: $I_a = \mu_{FET} C_{ox} \frac{1}{L} \left[\frac{V_{gt} \sqrt{S_{ox}}}{2 \alpha_{sat}} \right]$ ^V dse $I_a = \mu_{FET} C_{ox} \frac{W}{L} \left(V_{gt} \frac{V_{dse}}{2 \alpha_{sat}} \right) V$ $\left(V_{gt}\frac{V_{dse}}{2\alpha_{sat}}\right)$ ⎝ $=\mu_{FET}C_{ox}\frac{W}{L}\left[V_{gt}\frac{V_{dse}}{2\alpha_{sat}}\right]V_{dse}$ (1-3-1)

Here, μ_{FET} is the gate voltage dependent field-effect mobility that includes the effects of the trap states; $C_{ox} = \varepsilon / d_i$ is the oxide capacitance per unit area, where ε_i is the dielectric permittivity and d_i is the thickness of the gate oxide; *W* and *L* are the gate width and length, respectively; a_{sat} is the body constant; $V_{gt} \equiv V_{gs} - V_T$ is the effective extrinsic gate voltage swing, where V_{gs} and V_T are extrinsic gate-source voltage and threshold voltage given by the following interpolation function that tends to V_{ds} in the linear regime and to the saturation voltage V_{sat} in saturation.

$$
V_{dse} = \frac{V_{ds}}{\left(1 + \left(\frac{V_{ds}}{V_{sat}}\right)^{m_{ss}}\right)^{1/m_{ss}}}
$$
(1-3-2)

The parameter m_{ss} controls the transition at saturation. The above threshold saturation voltage in this model is defined as the value of V_{ds} for which $\frac{U_d}{\partial V_{ds}}=0$ *I* $\frac{\partial I_a}{\partial V_{ds}} =$, which gives

$$
V_{sat}=(2)^{1/m_{ss}}\,\alpha_{sat}V_{gt}
$$

For the long-channel case, we typically have $m_{ss}>>1$, in which case $V_{sat} \sim \alpha_{sat} V_{gt}$. Below threshold, the current is dominated by diffusion and is given by:

$$
I_{sub} = \mu_s C_{ox} \frac{W}{L} (\eta V_{th})^2 \exp\left(\frac{V_{gs} - V_T}{\eta V_{th}}\right) \left[1 - \exp\left(\frac{-V_{ds}}{\eta V_{th}}\right)\right]
$$
(1-3-3)

where η is the subthreshold ideality factor, and μ_s is subthreshold mobility, and $V_{th} = k_B T/q$ is thermal voltage.

A unified model can be obtained for the drain current (I_d) by combining the above-threshold and the subthreshold currents as follows:

$$
\frac{1}{I_d} = \frac{1}{I_{sub}} + \frac{1}{I_a}
$$
 (1-3-4)

To make this possible, we extend the range of equation (1-3-1) into the subthreshold regime and retain equation (1-3-3) into the above-threshold regime in such a way that I_d approaches the correct limiting behavior in both regimes. This is possible if V_{gt} in equation (1-3-1) is replaced by the following effective gate voltage overdrive, which is valid above and below threshold:[25,26]

$$
V_{gte} = \eta V_{th} \left[I + \frac{V_{gt}}{2\eta V_{th}} + \sqrt{\delta^2 + \left(\frac{V_{gt}}{2\eta V_{th}} - I\right)^2} \right]
$$
 (1-3-5)

where δ is a transition parameter with a typical value of about 2. From Eq. (1-3-5), we have $V_{\text{gte}} \sim \eta V_{th}$ below threshold and $V_{\text{gte}} \sim V_{\text{gs}} \sim V_T$ above threshold.

 In poly-Si TFTs, not all charge carriers induced in the channel by the gate voltage will be free to contribute to the drain current. Instead, a significant of the carriers will be captured by traps associated with the grain boundaries, especially near and below

threshold. This effect can be taken into account by proposing so-call field effect mobility as follows:

$$
\frac{1}{\mu_{FET}} = \frac{1}{\mu_l \left| \frac{2V_{gte}}{\eta V_{th}} \right|^{m_u}} + \frac{1}{\mu_0}
$$
(1-3-6)

where m_{μ} , μ_0 and μ_l are extractable mobility parameter.

Semi-empirical, accounting for feedback and using results from the impact ionization rate theory, the increase of the drain current caused by the kink effect can be modeled as follows[19,22]:

$$
I_{kink} = \left(\frac{L_{kink}}{L}\right)^{m_{kink}} \left(\frac{V_{ds} - V_{dse}}{V_{kink}}\right) exp\left(\frac{-V_{kink}}{V_{ds} - V_{dse}}\right) I_d
$$
\n(1-3-7)

where V_{kink} , L_{kink} and m_{kink} are model parameters, and Id is the primary drain current discussed above.

1-4. Motivation

Because the mobility is high as $150 \text{ cm}^2/\text{V-s}$, the impact ionization current is needed to suppress. Usually we use LDD structure to suppress the Kink effect, the parasitic resistance can lowing the electrical field at drain region. Above these models for Poly-Si Thin Film Transistor, they did not detail to discuss the effect of parasitic resistance. If we use existing SPICE tool to simulate *I-V* of Thin Film Transistor with LDD structure, the characteristic of drain current would be inaccuracy. We can say that inaccuracy of drain current is due to the lack of the parameters of parasitic resistance. For this reason, we plan to investigate parasitic resistance in different temperature and electrical field. We would analyze the measured data to obtain useful parameters to define some fundamental physical phenomenon such as threshold voltage and effective channel length. In this study, the model of poly-Si TFTs with LDD structure had been proposed.

1-5. Thesis Outline

In the chapter 1, we discuss the effect of trap in the grain boundary and explain the meaning of grain barrier height. The grain barrier height equation is deduced based on the Seto's model. But it is inapposite for big grain size of thin film transistor. Then we discuss RPI model that is for implementation in a SPICE circuit simulator. The intrinsic DC model describes all four regimes of operation: leakage, subthreshold, above threshold, and kink.

In the chapter 2, first we briefly describe poly-Si thin film transistor structure in this study and the main steps of process. We measured different structures of thin film transistor with LDD. The study shows the characteristics of different LDD structure, for example, self align LDD and gate overlap LDD. And we extracted sufficient parameters of parasitic resistance for our model.

In the chapter 3, we deduce the LDD model for Poly-Si TFT by using equivalent circuit. In 3-2, the parasitic resistance model was using simulate the characteristic of current in the linear region. Then we discuss the grain barrier model and describe the current model.

 In the chapter 4, we would discuss the limit of voltage region about these parasitic resistance models.

Chapter 2

Characteristics of thin film transistor with different LDD structures

2-1. Device structure and fabrication process

The figure 2-1-1 shows that cross-sectional view of a poly-Si TFT with self-align LDD. These devices were fabricated on glass substrate with the channel film deposited as amorphous silicon to a thickness of 50 nm. The film was crystallized by excimer laser annealing (ELA). After the device islands were defined, a 100-nm gate oxide was deposited. In this study we need gate overlap LDD and self-align LDD. Therefore, gate overlap region is defined by mask and self-align region is defined by gate metal. We can manufacture different length of GOLDD and SALDD.

2-2. Parameter extraction

In this study, the parasitic resistances dominated by the LDD regions are extracted from device characteristics directly. It is well known that the turn-on resistance (R_{ON}) for devices operated in linear region can be express as:

$$
R_{ON} = \frac{\partial V_D}{\partial I_D}\Big|_{V_D \to 0}^{V_G} = R_{ch} + 2R_P
$$
 (2-2-1)

where R_{ch} and R_p represent channel resistance and parasitic resistance. The channel resistance in the linear region can be given approximately by:

$$
R_{ch} = \frac{L}{W\mu_0 C_{ox}(V_G - V_T)}
$$
(2-2-2)

where C_{ox} is the capacitance per unit area, *W*, *L*, and V_T are intrinsic channel width, length, threshold and voltage, respectively. V_T is defined, for devices with long channel length, as the gate voltage when the normalized drain current equal to 10-8 *A* under small drain bias.

With characteristics of devices with different channel length, the parasitic resistance *R_p* can be extracted by plotting $R_{on} \cdot W$ versus *L* as in figure 2-2-1 [23, 24]. It is found that all the lines merge at $L = \ell_0$ and has a residual value of gate-voltage independent R_p . ℓ_0 can be considered as a characteristic length that replaces the *L* to be L_{mask} ℓ_0 in our model. The physical meaning of ℓ_0 relates to the carrier redistribution effect when ℓ_0 being larger than zero and represents the current spreading effect when ℓ_0 being negative. The extracted R_p and ℓ_0 for devices with ريتانانانان various LDD lengths are listed in Table I. It is found that the extracted R_p value is almost proportional to the LDD lengths.

By replacing the extracted R_p and $L = L_{mask}$, ℓ_0 into equation 2-2-2, under small drain bias, the transconductance can be written as [23]

$$
G_M \equiv \frac{\partial I_{lin}}{\partial V_G} \approx AV_D \left(\frac{R_{ch}}{R_p + R_{ch}}\right)^2
$$

=
$$
AV_D \left[AR_p \left(V_G - V_T\right) + 1\right]^{-2}
$$
 (2-2-3)

where 0 0 $L_{mask} - l$ $A = \frac{W\mu_0 C}{I}$ *mask* $=\frac{W\mu_0 C_{ox}}{L_{mask}-l_0}$. As a result, the intrinsic mobility μ_0 can be defined by comparing the calculated transconductances and the measured ones under large gate bias and small drain bias as shown in Figure 2-2-2.

2-3. Characteristics of device with GOLDD structure

 In the section, we would discuss the characteristics of devices with gate overlapped lightly doped drain architecture (GOLDD) structure. For device with

GOLDD in this experiment, the length of gate overlapped lightly doped drain region is 0.75 *µm* and total lightly doped drain region have seven variable lengths: 0, 0.5, 1, 1.5, 2, 2.5 and 3 μ m. In figure 2-3-1 the output characteristics, measured at $V_G = 4 V$, are shown. As can be noted the output characteristics show that there are a second saturation of the drain current for 10 $V < V_D < 15$ *V*. The second saturation of the drain current previously was discussed [27], and they used two subtransistors model to simulate the output characteristics of the GOLDD TFT. In figure 2-3-2 (a) and (b) show that the transconductance G_M of the GOLDD TFT and the two peak were observed at $V_D = 9$ *V*. In the same way, we also can observe the second saturation of drain current in output resistance, as shown in figure 2-3-3 (a) and (b). In figure 2-3-4 (a) and (b), the length of LDD region would affect the transconductance *GM*. For both channel length L = 6 μ m and 12 μ m, the transconductance G_M decreased with increasing LDD length.

2-4. Characteristics of device with SALDD structure

 In this paper, the structure of device that was used to develop TFT model with LDD structure which is self align lightly doped drain structure. First, we introduce the characteristics of TFT with SALDD structure. In figure 2-4-1 (a) and (b), the effect of LDD length and channel length was shown. We found that the transconductance *GM* would trend to a same value with increasing drain voltage, as shown in figure 2-4-1 (b). The output characteristics of drain were shown in figure 2-4-2 (a), and we observed the effect of grain barrier height dependent on temperature, as shown in figure 2-4-2 (b).

2-5. Comparison between self-aligned devices and GOLDD devices

 After briefly introducing, the characteristics of TFT with SALDD and GOLDD were obviously compared. The GOLDD architecture is more effective in reducing the electrical field of drain region and second saturation of drain current only was observed in GOLDD structure. Therefore, we can understand that the parasitic transistor in gate overlap region can suppress drain field and induce the second saturation. However, the process of GOLDD structure is more complicated than SALDD structure. In order to simplify the analysis of electrical field, we adopted the SALDD structure in this paper. In chapter 3, the LDD model was developed based on SALDD TFT.

Chapter 3

Poly-Silicon Model for LDD Structure

3-1. Above-Threshold Model

3-1-1. Equivalent Circuit of Polysilicon Thin Film Transistor with LDD Structure

For devices with LDD structure, the lightly doped regions give rise to large series resistance. The lateral voltage drop across the inversion channel region is therefore not the external drain to source voltage drop (represents by V_D when the source is connected to ground) anymore. As a result, the device output characteristics should be modified with this parasitic resistance influence in the LDD regions. By taking into account that the devices are fabricated by a self-aligned process, the source and drain side LDD regions should be almost identical. Therefore, in this proposed model, the source side parasitic resistance and the drain side parasitic resistance are of the same value R_p . From the equivalent circuit as shown in Figure 3-1-1, the internal bias condition across the inversion channel region (e.g., V_{ds} and V_{gs}) can be express as

$$
V_{ds} = V_D - 2R_p I_D \tag{3-1-1}
$$

$$
V_{gs} = V_G - R_P I_D \tag{3-1-2}
$$

Therefore, the linear region drain current (I_{lin}) can be modified as:

$$
I_{lin} = \frac{W}{L} \mu_{FET} C_{ox} \left[(V_{GT} - I_D R_P)(V_D - 2I_D R_P) - \frac{1}{2} (V_D - 2I_D R_P)^2 \right]
$$
(3-1-3)

where µ η $\mu_{\scriptscriptstyle FET}$ μ_0 $\mu_1 \left(\frac{2qV_{\scriptscriptstyle GT}}{1\,\pi}\right)^m$ *kT* $\left(\frac{2qV_{GT}}{2\pi}\right)$ 1 1 1 ⁰ μ ₁ $=\frac{1}{\sqrt{2\pi}}$ is the empirical mobility model considering the

gate voltage dependence on effective mobility [28]. μ_l , η and m_μ are fitting

parameters. μ_0 is the intrinsic mobility under high gate bias when the grain barrier no longer influences the carrier transport. The deviation of μ_{FET} from μ_0 mostly occur when gate voltage is smaller than 10 *V* and the deviation is about 10~20*%*.

After expansion of Eq. (3), the linear region drain current can be rewritten a*s*

$$
I_{lin} = \frac{\frac{W}{L} \mu_{FET} C_{ox} (V_G - V_T - \frac{1}{2} V_D) \cdot V_D}{1 + \frac{W}{L} \mu_{FET} C_{ox} (V_G - V_T - \frac{1}{2} V_D) \cdot 2R_P}
$$
(3-1-4)

The output current in saturation region (*Isat*) should take into account the velocity saturation effect and also the channel length modulation effect. According to the simple velocity saturation model proposed by M. Shur [28] for MOSFET devices, the saturation current can be express as:

$$
I_{sat} = \frac{\frac{W}{L} \mu_{FE} C_{ox} (V_G - V_T)^2 (1 + \lambda V_D)}{1 + \frac{W}{L} \mu_{FE} C_{ox} R_P (V_G - V_T) + \sqrt{1 + 2 \frac{W}{L} \mu_{FE} C_{ox} R_P (V_G - V_T) + \left(\frac{V_G - V_T}{V_L}\right)^2}}
$$
(3-1-5)

Here, V_{sat} is the saturation voltage. $V_L = F_s L$, where F_s is the saturation field and L is the channel length. λ is the fitting parameter that represents the channel length modulation effect.

After the saturation current was decided, V_{sat} can be defined by

$$
V_{sat} = V_G - V_T - V_L \left[\sqrt{1 + \left(\frac{V_G - V_T}{V_L}\right)^2} - 1 \right] + 2R_P I_{sat} \tag{3-1-6}
$$

The total drain current is therefore can be written as

$$
I_{DS} = \frac{\frac{W}{L} \mu_{FET} C_{ox} (V_G - V_T - \frac{1}{2} V_{DSE}) \cdot V_{DSE} (1 + \lambda V_D)}{1 + \frac{W}{L} \mu_{FET} C_{ox} (V_G - V_T - \frac{1}{2} V_{DSE}) \cdot 2R_P}
$$
(3-1-7)

with

$$
V_{DSE} = \frac{V_D}{\left[1 + \left(\frac{V_D}{V_{sat}}\right)^{m_{ss}}\right]^{m_{ss}}}
$$
(3-1-8)

where m_{ss} is a parameter that determines the shape of the characteristics in the knee region.

Then, the channel length modulation coefficient λ can be defined by comparing saturation current *Isat* with measured one. After calculating the corresponding saturation voltage V_{sat} , the total output drain current is obtained. Figure 3-1-2 (a) and 3-1-2 (b) depict the calculated results and the measured results for devices with different LDD length (LDD length = $1 \mu m$ and 3 μm , respectively). Good agreements are found when comparing these two results. The related parameters are listed in Table II. Figure 3-1-3 (a) and $3-1-3$ (b) compares the calculated and the measured conductance G_D and *ON* resistance R_{ON} , respectively. It is found that the parameters related to kink effect can be defined more accurately by comparing the calculated *RON* and the measured one as shown in figure 3-1-3 (b). The results are listed in Table III for devices with different LDD length.

Finally, the kink effect was considered by adding

$$
I_{kink} = \left(\frac{L_{kink}}{L}\right)^{m_{kink}} \left(\frac{V_D - V_{DSE}}{V_{kink}}\right) \exp\left(\frac{-V_{kink}}{V_D - V_{DSE}}\right) I_{DS} \tag{3-1-8}
$$

into Equation 3-1-7 [28, 29], where *Vkink*, *Lkink* and *mkink* are model parameters. For devices with channel length longer than 6 µm, the kink effect is not a pronounced factor. It should be taken into consideration only when comparing the calculated R_{ON} and the measured one.

Noticeably, the scattering effect is not included in this model. The calculated and

simulated *G_M* for devices with different channel lengths are depicted in figure 3-1-4 (a) and 3-1-4 (b). It is found that the degradation of G_M under large gate bias is more pronounced for devices with short channel length. This is due to the influence of large parasitic resistance for short-channel devices. It can be concluded that our model reproduces device characteristics very well not only in a large range of bias condition but also for devices with various LDD length and channel length.

3-2. DIBL in LDD region

Although we use simple equivalent circuit to obtain LDD model in 3-1, we can not explain some phenomenon. For example, at high gate voltage and low drain voltage condition, we found that the *I-V* characteristic of device which was operated in linear region is curved. If parasitic resistance is constant, the characteristic of linear region would be straight. Therefore parasitic resistance may be not constant. In 3-2, we try to prove that the value of resistance is variable and dependent on temperature. First, we focus on the measurement of resistant testkey at different temperature. Figure 3-2-1 show that current vs. voltage plots for with $W/L = 3$ (μ m)/3 (μ m) and W/L $= 6 \, (\mu m)/6 \, (\mu m)$. In figure 3-2-1 (a) and (b) show current as a function of voltage at different temperature. We found that the value of resistance would change depend on voltage and temperature. The figure $3-2-2$ (a) and (b) show that plot of R_{ON} as a function of voltage for resistance testkeys with $W/L = 3$ (μ m)/3 (μ m) and $W/L = 6$ (*µm*)/6 (*µm*). We observed for all devices that *RON* decrease with increasing temperature. It is obvious that the grain barrier exists in resistance. We can construct a plot of activation energy at a function of gate voltage, as given in figure 3-2-3 (a) and (b).

 Therefore, the resistance equation which includes the grain barrier height model was considered to be defined as:

$$
R = R_0 \exp\left(\frac{E_B}{kT}\right) \tag{3-2-1}
$$

We found E_B that it depends on electrical field, as shown in figure 3-2-4. Hence, E_B can be extracted from that activation energy barrier slope varies with applied voltage in figure 3-2-5. We defined E_B equation as:

$$
E_B = E_a - S \frac{V}{LDD} \tag{3-2-2}
$$

where E_a is the barrier height at voltage $V = 0$, *S* is the slope of the linear regression and LDD is the length of resistance. On the side, when the value of extra voltage *V* is very high, the value of resistance would be tending towards a constant. Finally, we need an equation to combine the different regions. The effective resistance was calculated according to the following equation:

1/ ³ ³ B 0 LOW ^a EFF 0 kT ^E ^R exp R ¹ kT LDD ^V ^E ^S R R exp ⎥ ⎥ ⎥ ⎥ ⎥ ⎥ ⎦ ⎤ ⎢ ⎢ ⎢ ⎢ ⎢ ⎢ ⎣ ⎡ ⎟ ⎟ ⎟ ⎟ ⎟ ⎠ ⎞ ⎜ ⎜ ⎜ ⎜ ⎜ ⎝ ⎛ ⎟ ⎠ [⎞] [⎜] ⎝ [⎛] ⁺ ⎟ ⎟ ⎟ ⎟ ⎠ ⎞ ⎜ ⎜ ⎜ ⎜ ⎝ [⎛] [−] ⁼ (3-2-3)

RLOW was defined as the lowest of resistance value. *R* is the effective resistance given by the following interpolation function that tends to *R* in low voltage and to *RLOW* in high voltage.

In the following, we need the correct voltage which drops across the parasitic resistance in TFT device with LDD structure. Because the value of drain current which passes LDD region and channel region is same, we use equation $(3-2-3)$ and MOSFET current equation to deduce the value of voltage in the LDD region. The figure 3-2-6 shows that voltage in LDD region dependent on drain voltage. The variation of parasitic resistance dependent on drain voltage was showed in the figure 3-2-7.

$$
\frac{V}{R_0 \exp\left(\frac{E_a - S\frac{V}{LDD}}{kT}\right)} \left[I + \left(\frac{R_{LOW}}{R_0 \exp\left(\frac{E_a - S\frac{V}{LDD}}{kT}\right)} \right) \right]^{-1/3} \frac{W}{L} * \mu_{FET} * \left[(V_G - V_T - V)(V_D - 2V) - \frac{1}{2}(V_D - 2V)^2 \right] = 0
$$
\n(3-2-4)

Resistance *R* is replaced by *R_{EFF}* (3-2-3) in equation (3-1-4).

$$
I = \frac{\frac{W}{L} \mu_{FET} C_{OX} \left(V_G - V_T - \frac{1}{2} V_D \right) V_D}{\frac{W}{L} \mu_{FET} C_{OX} \left(V_G - V_T - \frac{1}{2} V_D \right)^{*2} R_0 \exp\left(\frac{E_B}{kT}\right)^{*}} \left[I + \left(\frac{R_{LOW}}{R_0 \exp\left(\frac{E_B}{kT}\right)} \right)^{3} \right]^{1/3} + I
$$
\n(3-2-5)

The results were shown in figure 3-2-8 (a) and (b). We can observe that the characteristics of linear region match measured data. Therefore, we prove that the value of parasitic resistance is variable and depends on the voltage and temperature. $u_{\rm HHH}$

3-3. Grain Barrier Height Model

 Equation (3-3-1) is the well-know grain boundary barrier height model proposed firstly by Seto et al.^[13]. E_B represents the grain boundary barrier energy in above-threshold region. N_T represents the effective grain boundary trap density and n is the gate-induced carrier density. When there is no other temperature-sensitive mechanism, the measured activation energy could be served as the grain boundary energy barrier.

$$
E_B = \frac{qN_T^2}{8\epsilon n} \tag{3-3-1}
$$

In our experiment, the measured activation energy versus bias drain voltage is plotted

in figure 3-3-1. When drain voltage is high, it has been proposed that the drain-induced grain barrier lowering (DIGBL) effect would influence carrier transport seriously [30, 31, 32]. When the device is operated in the linear region and the drain voltage is low, the barrier increases with increasing drain voltage. This can be explained by the influence of drain bias on the surface potential along the channel. The average carrier density is therefore expressed as:

$$
n = \frac{C_{ox}(V_G - V_{fb} - \alpha V_D)}{qt_{ch}}
$$
\n(3-3-2)

where $C_{\alpha x}$ is capacitance per unit area, V_{β} is the flatband voltage, and α is a parameter indicating the influence of drain voltage. *tch* is the channel thickness. According to the grain boundary barrier height given by Ref. [33], the barrier height considering the influence of the drain voltage and the DIGBL effect is given by

$$
E_B = \frac{t_{ch}[(qN_T)^2 - 4qN_T\varepsilon_s\eta\frac{V_D}{L}]}{8\varepsilon_sC_{ox}(V_G - V_T - \alpha V_{DSe})}
$$
(3-3-3)

For MOSFET devices, the channel thickness is reversely proportional to the gate bias and can be expressed as:

$$
t_{ch} = 8 \frac{V_{th}}{V_G - V_T} t_{ox} \sqrt{\frac{\varepsilon_s}{\varepsilon_{ox}}} \tag{3-3-4}
$$

where t_{ox} is the oxide thickness and V_{th} is thermal voltage. However, in poly-Si TFTs, the channel thickness would be further affected by the screening effect of trapped charges. So we modified the channel thickness as:

$$
t_{ch} = 8 \left(\frac{V_{th}}{V_G - V_t} \right)^{\gamma - 1} t_{ox} \sqrt{\frac{\varepsilon_s}{\varepsilon_{ox}}} \tag{3-3-5}
$$

where γ is the parameter that represents the trapped charge screening effect. Finally,

grain barrier height model of polysilicon TFT is expressed as:

$$
E_B = \frac{t_{ox} \left(q^2 N_T^2 - 4q N_T \varepsilon_s \eta \frac{V_D}{L}\right) V_{th}^{\gamma - 1}}{\sqrt{\varepsilon_{ox} \varepsilon_s} C_{ox} (V_G - V_T - \alpha V_{DSe})^{\gamma}}
$$
(3-3-6)

Parameter extraction:

 γ , V_T , N_T extraction: using long channel length device (ex. $L = 30$ *um*). Under small V_D bias. Firstly, γ can be defined by best fitting of the E_B vs. V_G curve as in figure 3-3-2 (a) and figure 3-3-2 (b). It is found that *γ* is closer to 2 when the film property is better. This prove the above screening effect mechanism. Table IV lists values of *γ* for different grain growth conditions. Then the plot of $E_B^{-1/\gamma}$ vs. V_G is shown in figure 3-3-3. The V_T and N_T can be extracted from the x-axis intersection and the slope of the curve. Figure 3-3-4 (a) shows that the line merges at x-axis. The value of x-axis is defined as threshold voltage V_T .

 α ,*η* extraction: By increasing V_D bias, the x-axis intersection of the $E_B^{-1/\gamma}$ vs. V_G curve will shift to larger x value. This relationship gives the α value. As seen in figure 3-3-4 (b) the value which merges at x-axis is defined as *α*. After the determination of γ , V_T , N_T and α , η can be obtained by calculation from the experimental data. The related parameters are listed in Table *IV*.

After defining the grain boundary barrier height model, the mobility model can be

defined as
$$
\frac{1}{\mu_{FET}} = \frac{1}{\mu_G} + \frac{1}{\mu_0 \exp\left(\frac{-E_B}{kT}\right)}
$$
(3-3-7)

 μ_0 represents the intrinsic mobility in the grain region; μ_G stands for the influence of scattering effect on mobility under large gate voltage. As temperature increases, the field effect mobility μ_{FET} increases without incorporating other empirical equations. Finally, we combine the proposed mobility model in equation (3-3-7) into the *I-V* model in equation (3-1-7). The calculated results and the measured results for devices

with different LDD lengths are depicted in figure 3-3-5 (a) and figure 3-3-5 (b). Good agreement is found in figure 3-3-5 (a), which verifies our proposed model. Some under-estimation is observed in figure 3-3-5 (b). This is due to the voltage dependence of LDD resistance that need to be further studied in our future work.

Chapter 4

Conclusion

The Poly-Si TFT model with self-align LDD was successfully developed and the parameters of parasitic resistance and grain barrier height were extracted from characteristics of devices. The results would be obtained and discussed as follows:

4-1. Parameters of parasitic resistance in device

 We used the characteristic of TFT device which was operated at linear region to extracting the parasitic resistance value. In order to ignore the effect of drain voltage, we needed a large gate voltage. However, excessive gate voltage would cause the decreasing of parasitic resistance and damage the gate oxide interface. The range of gate voltage has to carefully be determined. In different devices, we have different range of gate voltage to extract the parasitic resistance. On the side, the resistance was extracted from low drain voltage which can not represent correct at any drain voltage. $n_{\rm trans}$

4-2. LDD model of TFT device

 First we tried to use the present mobility model to combine our model. But present mobility model can not dependent on gate voltage very well. Therefore we adopted the empirical mobility model to fit the real mobility. In 3-1 section, we can saw that the empirical mobility model predict correctly the characteristics of TFT device with LDD structure. Next step, the variable resistance was used to simulate the characteristic of TFT with LDD structure. The grain barrier height was observed in resistance testkey and we extracted the E_B from $I-V$ plots. Because the resistance model includes exponential term, we can not obtain an analytical solution. The modified LDD model can improve accuracy of linear region. Finally, we consider the

grain barrier which exits in channel region of device. We demonstrated the poly-Si TFT modeling incorporating with the experimentally defined grain barrier height model. It was also found that bias condition and film property had influences on grain barrier and therefore strongly affected the device characteristics. When comparing the experimental results and the simulated results, good agreements were found for devices with different channel length and LDD lengths.

References

[1]A. G. Lewis, I-W. Wu, T. Y. Huang, A. Chiang, and R. H. Bruce, "Active matrix liquid crystal display design using low and high temperature processed polysilicon TFTs,'' in IEDM Tech. Dig., 1990,pp.843-846

[2]Y. Matsueda, M. Ashizawa, S. Aruga, H. Ohshima, and S. Morozumi, "New technologies for compact TFT LCDs with high-aperture ratio, ''soc. Information Display, Tech. Dig., pp, 315-318, 1990.

[3]R. G. Stewart, S. N. Lee, A. G. Ipri, D. L. Jose, D. A. furst, S. A. Lipp, and W. R. Roach, "A 9V polysilicon LCD with integrated gray-scale drivers," soc. Information Display, Tech. Dig., pp, 319-322, 1990.

[4]T. Yamanaka, T. Hashimoto, N. Hasegawa, T. Tanaka, N. Hashimoto, A. Shimizu, N. Ohki, K. Ishibashi, K. Sasaki, T.Nishida, T. Mine, E. Takeda, and T. Nagano, "Advanced TFT SRAM Cell Technology Using a Phase-Shift Lithography,'' IEEE Trans. Electron Devices, Vol. 42, No. 7, pp.1305-1313, 1995.

[5]S. D. S. Malhi, H. Shichijio, S.K. Banerjee, R. Sundaresan, M. Elahy, G. P. Polack, W. F. Richardaon, A. h. Shah, L. R. Hite, R. H. Womoack, P. K. Chatterjee, and H. W. Lan, "Characteristics and Three-Dimenssional Integration of MOSFETs in Small-Grain LPCVD Polycrystalline Silicon,'' IEEE Trans. Electric Devices, Vol.32, No.2, pp.258-281, 1985.

[6]K. YoShizaki, H. Takahashi, Y. Kamigaki, T.Yasui, K. Komori, and H. Katto, ISSCC Digest of tech. Papers, p.166, February 1985.

[7]N. D. Young, G. Harkin, R. M. Bunn, D. J. McCullloch, and I.D. French, "The Fabrication and Characteristization of EEPROM Arrays on Glass Using a Low-Temperature Poly-Si TFT Process,'' IEEE Trans. Electron Devices, Vol. 43,

25

NO.11, pp.1930-1936, 1996.

[8]T. Kaneko, Y. Hosokawa, M. Tadauchi, Y. Kita, and H. Andoh, "400 dpi Integrated Contact Type Linear Image Sensors with poly-Si TFT's Analog Readout Circuits and Dynamics shift Registers," IEEE Trans. Electron Devices, Vol.38, No.5 ,pp.1086-1039,1991.

[9]Y. Hayashi, H. Hayashi, M. Negishi, T. Matsushita, "A Thermal Printer Head with Cmos Thin-Film Transistors and Heating Elements Integrated on a Chip,'' IEEE Solid-State Circuits Conference (ISSCC), p.266, 1998.

[10]N. Yamauhchi, Y. Inaba, and M. Okamamura, "An Integrated Photodector-Amplifier using a-Si p-i-n Photodiodes and Poly-Si Thin Film Transistors, '' IEEE Photonic Tech. Lett., Vol.5, p.319, 1993.

[11]M. G. Clark, "Current Status and Future Propects of Poly-Si,'' IEEE proc. Circuits Devices Syst., Vol. 141, No.1, p3.3, 1994.

[12]K. Nakazawa, J. Appl. Phys., 69(3), pp.1703, 1992. 1111

[13] J. Y. Seto, "The electrical properties of polycrystalline silicon films," J. Appl. Physics, 46, 5247, (1975)

[14]P.-S. Lin, J-Y. Guo, and C.-Y. Wu, "A Quasi-Two Dimensional Analytical Model for the Turn-On Characteristic of polysilicon Thin-Film Transistors,'' IEEE Trans. On Electron Devices, 37 (3), 666-674 (1990).

[15]S. Chen, F. Shone, and J. Kuo, "A closed form inversion type polysilicon thin-film transistor DC/AC model consonsidering the kink effect,'' J. Appl. Phys., 77, 1776(1995).

[16]H. Chern, C. Lee, and T. Lei, "An analytical model for the above threshold characteristics of polysilicon thin-film transistors,'' IEEE Trans. Electron Devices,

42, 1240(1995).

[17]G. Fortunate and P. Migliorato, "Model for the abovethreshold characteristics and threshold voltage in polysilicon thin-film transistors," J. Appl. Phys., 68, 2463(1990).

[18] M. Jacunski, "Characterization and Modeling of Short-Channel Polysilicon Thin Film Transistors,'' Ph. D. Dissertation University of Virginia, 1997.

[19] M. Jacunski, M. shur, and A. A. Owusu, T Ytterdal, M. Hack, and B. iniguez, "A Short Channel DC SPICE Model for Polysilicon Thin Film Transistors Including Temperature Effects,'' IEEE Trans. on Electron Devices, 46(6), 1146-1158(1999).

[20]S. S. Sung, D. C. Chen, C. T. Cheng and C. F. Yeh, " A physically-Based Built-in Spice Poly-Si TFT Model for Circuit Simulation and Reliability Evaluation,'' Proceedings of IEDM, 139-142, December 1996.

[21]M. D. Jacunski, M. shur, T. Ytterdal, A OWusu, and M. Hack, "AC and DC Characterization and SPICE Modeling of Short-Channel Polysilicon TFT's,'' presented at 1996 Mater. Res. Soc. Spring Meet., San Francisco, Ca., Apr. 1996.

[22]B. Iniguez, Z. Xu, T. A. Fjeldly, and M. Shur, "Unified Model for short-Channel Poly-Si TFTs,'' Solid-State Electronics, 43, 1821-1831(1999).

[23]Hsiao Wen Zan, Ting-Chang Chang, Po-Sheng Shih, Du-Zen Peng, Po-Yi Kuo, Tiao-Yuan Huang, Chun Yen Chang, and Po-Tsun Liu, "A Study of Parasitic Resistance Effects in Thin-Channel Polycrystalline Thin-Film Transistors with Tungsten-Clad Source/Drain," IEEE Electron Device Letters*.,* pp. 509-511, Aug. 2003.

[24]Shengwen Luan and Gerold W. Neudeck, "An experimental study of the source/drain parasitic resistance effects in amorphous silicon thin film transistors," J. Appl. Phys., Vol. 72, No. 2, 15 July 1992

[25]K. Lee, M. Shur, T. A. Fjeldy and T. Ytterdal , Semiconductor Device Modeling for VLSI, Prentice-Hall, 1993.

[26] T. A. Fjeldy, T. Ytterdal and M. Shur, Introduction to Device Modeling and Circuit Simulation, New York: John Wiley & Sons, 1998.

[27] A. Bonfiglietti, M. Cuscuna, A Valletta, L. Mariucci, A. Pecora, G. Fortunato, S.

D. Bortherton, and J. R. Ayres "Analysis of Electrical Characteristics of Gate Overlapped Lightly Doped Drain (GOLDD) Polysilicon Thin-Film Transistors With Different LDD Doping Concentration," IEEE Transactions On Electron Devices, Vol. 50, No.12, 2003

[28] Michael Shur "SEMICONDUCTOR DEVICE MODELING FOR VLSI" *Prentice Hall International* 1993

[29] Benjamin Iniguez, "Unified model for short-channel poly-Si TFTs," Solid-State

Es

Electronics 43 1999

[30] P. S. Lin, Jwin-Yen Guo and Ching-Yuan Wu,"A quasi-two-dimensional analytical model for the turn-on characteristics of polysilicon thin-film transistors," IEEE Trans. Electron Devices, Vol. 37, No. 3, March 1990

[31] H. L. Chen and Ching-Yuan Wu, "A New I-V Model Considering the Impact-Ionization Effect Initiated by the DIGBL Current for the Intrinsic n-Channel Poly-Si TFT's," IEEE Trans. Electron Devices, Vol. 46, No. 4, April 1999

[32] R. E. Proano, R. S. Misage and D. G. Ast, "Development and Electrical Properties of Undoped Polycrystalline Silicon Thin-Film Transistors" IEEE Transaistors on Electron Devices. VOL.36. September 1989

[33] Gi-Young Yang; Sung-Hoi Hur; Choong-Ki Kim; Chul-Hi Han, "A Physical-Based Analytical Turn-On Model of Polysilicon Thin Film Transistors for Circuit Simulation," IEDM, pp.953-956 1995

Table 3-2

 $n_{\rm H\rm H\rm H\rm H\rm M}$

Table 3-3

Parameters related to kink effect for devices with different LDD

lengths

Table 3-4

Key Parameters of Grain Barrier Model for devices with

different film properties

Figure 1-2-1. Simplified distribution of charges within the grain and at grain boundaries. At grain boundaries, the trap state density is defined per surface unit, while N_D is a doping volume concentration.

Fig. 2-1-1.Polysilicon TFT device structure **CONTRA** $u_{\rm H}$

Fig. 2-3-1 (a) and (b) we found that second saturation of drain current at $V_G = 4 V$

Fig. 2-3-2 show that the transconductance G_M of the GOLDD TFT and the two peak were observed at $V_D = 9 V$.

Fig. 2-3-4

the length of LDD region would affect the transconductance *GM*.

For both channel length $L = 6 \mu m$ and $12 \mu m$, the transconductance G_M decreased with increasing LDD length

Fig. 2-4-1 the effect of LDD length and channel length was shown

Fig. 2-4-2 (a) show that the I-V curve of drain current with different LDD length and (b) show that drain current increases with increasing temperature.

Fig.3-1-2 Above-threshold experimental (symbols) and simulated (solid line) *I-V* characteristics for poly-Si TFTs with different LDD lengths

Fig.3-1-3 The calculated and measured conductance G_D and ON resistance *RON*.

Fig.3-1-4 Above-threshold experimental (symbols) and calculated (solid) transconductance of LDD-TFTs with different channel length.

Fig.3-2-1 (a) and (b) show that drain current increase with increasing temperature

Fig.3-2-2 (a) and (b) show that *ON* resistance increase with increasing temperature

W / $L = 3(\mu m) / 3(\mu m)$

Fig.3-2-3 the barrier height can be extracted from *I-V* at different temperature

51

Figure 3-3-1 The relationship of activation energy versus drain voltage for different gate voltages. The solid lines represent the simulated result and the symbols represent the experimental data

 $(W/L = 6 \mu m / 13.5 \mu m)$

Fig.3-3-2. Barrier height as a function of gate voltage for (a) devices with as-deposited poly-Si film and (b) devices with ELA poly-Si film. The symbols are experimental data and the solid line is the simulated result.

Fig.3-3-4 (a) V_T was extracted from x-axis intersection in the plot of $E_B^{-1/\gamma}$ vs. V_G (*W*/*L* = 6 μ *m*/10.5 μ *m*, ELA sample, V_D = 0.1*V*) (b) was extracted from the intersection of $E_B^{-1/\gamma}$ vs. V_G at different drain voltage conditions ($W/L = 6 \mu m/10.5 \mu m$, ELA sample)

Fig.3-3-5. The comparison of experimental (symbols) and simulated (solid line) *I-V* output characteristics for poly-Si TFTs with (a) no LDD and (b) 3- μ m-thick LDD structures.

簡 歷

姓名:高士欽

生日:中華民國六十九年十一月廿六日

籍貫:台灣省雲林縣

住址:雲林縣斗六市林頭里南聖路 70 巷 23 號

學歷: 國立清華大學 原子科學系(88.9~92.6) 國立交通大學 光電工程研究所 碩士班 (92.9~94.6)

論文題目:

具有輕掺雜汲極之複晶矽薄膜電晶體電性模型建立 The I-V Model of Poly-Si TFTs with LDD Structure