


Reference:

[1] *International Technology Roadmap for Semiconductors*: Semiconductor

Industry Association, 2001.

[2] F. Assaderaghi, D. Sinitsky, S. Paske, J. Boker, P. K. Ko, and C. Hu, “A dynamic threshold voltage (DTMOS) for ultra-low voltage operation,” in *IEDM Tech. Dig.*, 1994 pp.809-812.

[3] F. Assaderaghi, S. Parke, D. Sinitsky, J. Bokor, P. K. Ko, C. Hu,” A dynamic threshold voltage MOSFET (DTMOS) for very low voltage operation,” *IEEE Electron Device Lett.*, vol. 15 , p.510 , Dec. 1994



[4] F. Assaderaghi, D. Sinitsky, S. Parke, J. Bokor, P. K. Ko, C. Hu,” Dynamic threshold-voltage MOSFET (DTMOS) for ultra-low voltage VLSI,” *IEEE Trans. Electron Device*, Vol.44, p.414, Mar. 1997.

[5] M. Verbeck, C. Zimmermann, and H-L. Fiedler, “ A MOS Switched-Capacitor Ladder Filter in SIMOX Technology for High Temperature Applications up to 300C, ” *IEEE J. Sol. St. Ckt*, Vol.31, NO.7, pp.908~914, July 1996.

[6] T. Iwamatsu, Y. Yamaguchi, Y. Inoue, T. Nishimura, N. Tsubouchi, “CAD-compatible high-speed CMOS/SIMOX gate array using field-shield isolation,” *IEEE Trans. Elec.*, Vol.42, No.11, pp.1934~1939, Nov. 1995.

[7] In-Young Chung, Dong Soo Woo, Young June Park, and Hong Shick Min,” A new

SOI MOSFET structure with junction type body contact," in *IEDM Tech. Dig.*, 1999,  
p. 59

[8] In-Young Chung, Young June Park, and Hong Shick Min," SOI MOSFET  
structure with a junction-type body contact for suppression of pass gate leakage,"  
*IEEE Trans. Electron Device*, Vol.48, pp.1360-1365, Jul. 2001.

[9] G. O. Workman, and J. G. Fossum," Dynamic effects in BTG/SOI MOSFETs and  
circuits due to distributed body resistance," In *IEEE Int. SOI Conf. Proc.*, Oct 1997.  
pp28-29.

[10] C. Y. Chang and S. M. Sze, *ULSI Devices*: Wiley, 2000, p.83.

[11] S. M. Sze, *Physics of Semiconductor Devices*: Wiley, 1981, p.448.

[12] T. S. Chao, W. H. Chen, S. C. Sun, and H. Y. Chang," Characterization of oxide  
grown by N<sub>2</sub>O," *J. of Electrochem. Soc.*, vol.140, pp. 2905-29087, Oct., 1993.

[13] N. Miyata and M. Ichikawa," N-induced interfacial roughness and defects in  
ultrathin Si oxynitride layers," *Extended Abstracts of 2001 International Workshop on  
Gate Insulators*, pp. 156-157, 2001.

[14] K. Furuno, K. Inoue, K. Nishizaki, H. Kato, K. Takahashi, H. Nohira, N. Tamura,  
K. Hikazutani, S. Sano, and T. Hattori," Surface and interface morphologies of  
ultrathin oxynitride films formed on Si[100]," *Extended Abstracts of 2001  
International Workshop on Gate Insulators*, pp.152-155, 2001.

[15] Sun-Jay Chang, Chun-Yen Chang, Coming Chen, Tien-Sheng Chao, Yao-Jen Lee, and Tiao-Yuan Huang,” High-performance and high-reliability 80-nm gate-length DTMOS with indium super steep retrograde channel,” *IEEE Trans. on Electron Devices*, vol. 47, pp. 2379-2384, Dec. 2000.

[16] Sun-Jay Chang, Chun-Yen Chang, Tien-Sheng Chao, and Tiao-Yuan Huang,” High performance 0.1  $\mu\text{m}$  dynamic threshold MOSFET using indium channel implantation,” *IEEE Electron Device Lett.*, vol.21, p.127, Mar. 2000.

[17] M. Takamiya, and T. Hiramoto, “High drive-current electrically induced body dynamic threshold SOI MOSFET (EIB-DTMOS) with large body effect and low threshold voltage,” *IEEE Trans. Electron Devices*, Vol. 48, pp1633-1640, Aug. 2001.


[18] H. Kotaki, S. Kakimoto, M. Nakano, T. Matsuoka, K. Adachi, K. Sugimoto, T. Fukushima, and Y. Sato, “Novel bulk dynamic threshold voltage MOSFET (B-DTMOS) with advanced isolation (SITOS) and gate to shallow-well contact (SSS-C) processes for ultra low power dual gate CMOS,” in *IEDM Tech. Dig.*, 1996, p. 459

[19] Jae-Ki Lee, Nag-Jong Choi, Chong-Gun Yu, Colinge, J.-P, Jong-Tae Park,” Temperature dependence of hot-carrier degradation in silicon-on-insulator dynamic threshold voltage MOS transistors,” *IEEE Electron Device Lett.*, vol.23, p.673, Nov. 2002.

[20] Ru Huang, Jinyan Wang, Xing Zhang, and Yangyuan Wang," Hot carrier induced degradation in mesa-isolated n-channel SOI MOSFETs operating in a Bi-MOS mode," *IEEE Trans. Electron Device*, Vol.48, pp.1594-1598, Aug. 2001.

[21] I. Polishchuk, Yee-Chia Yeo, Qiang Lu, Tsu-Jae King, and Chenming Hu," Hot-carrier reliability comparison for pMOSFETs with ultrathin silicon-nitride and silicon-oxide gate dielectrics," *IEEE Trans. Device and Materials Reliability*, Vol. 1, pp158-162, Sep. 2001.

[22] Yao-Jen Lee, Tien-Sheng Chao, and Tiao-Yuan Huang," Effects of Dielectric Type and Thickness on the Characteristics of Dynamic Threshold Method Oxide Semiconductor Transistors," in *International Electron Devices & Material Symposia*, pp173-176, Taipei, Taiwan, Dec. 2002.



[23] Takaoki Sasaki, Kazunobu Kuwazawa, Kazuo Tanaka, Juri Kato, and Dim-Lee Kwong," Engineering of Nitrogen Profile in an Ultrathin Gate Insulator to Improve Transistor Performance and NBTI," *IEEE Electron Device Lett.*, vol.24, p.150, Mar. 2003.

[24] D. Buss.," Device issue in the integration of analog/RF functions in deep submicron digital CMOS," in *IEDM Tech. Dig.*, 1999, pp.423-426.

[25] R. Thewes, R. Brederlow, C. Schlünder, P. Wieczorek, A. Hesener, B. Ankele, P. Klein, S. Kessel, and Werner Weber," Device Reliability in Analog CMOS

Applications," in *IEDM Tech. Dig.*, 1999, pp.159-162.

[26] Shigeo Ogawa, Masakazu Shimaya, and Noboru Shiono," Interface-trap generation at ultrathin SiO<sub>2</sub> (4–6 nm)-Si interfaces during negative-bias temperature aging," *J. Appl. Phys.* P.1137, Vol.77, 1995

[27] Yao-Jen Lee, Tien-Sheng Chao, and Tiao-Yuan Huang," The Effects of Dielectric Type and Thickness on the Characteristics of Dynamic Threshold Metal Oxide Semiconductor Transistors," *J. J. Appl. Phys.* Vol.42, pp.5045-5409, Jul. 2003.

[28] M. Takamiya, T. Hiramoto, "High drive-current electrically induced body dynamic threshold SOI MOSFET (EIB-DTMOS) with large body effect and low threshold voltage," *IEEE Trans. Electron Device*, Vol.48, pp.1633-1640, Aug. 2001.

[29] Tien-Sheng Chao, Yao-Jen Lee, Tiao-Yuan Huang," High-voltage and high-temperature applications of DTMOS with reverse Schottky barrier on substrate contacts," *IEEE Electron Device Lett.*, Vol. 25, pp.86 - 88 , Feb. 2004