

Appendix Reference:

[A1] B. S. Doyle, and K. R. Mistry, "The characterization of hot carrier damage in p-channel transistors," *IEEE Trans. Electron Devices*, vol. 40, pp. 152-156, Dec. 1993.

[A2] T. Yamamoto, K. Uwasawa, and T. Mogami, "Bias temperature instability in scaled p<sup>+</sup> polysilicon gate p-MOSFET's," *IEEE Trans. Electron Devices*, vol. 46, pp. 921-926, Dec. 1999.

[A3] N. Kimizuka, K. Yamaguchi, K. Imai, T. Iizuka, C.T. Liu, R.C. Keller, T. Horiuchi, "NBTI enhancement by nitrogen incorporation into ultrathin gate oxide for 0.10- $\mu$  m gate CMOS generation," in *Symp. VLSI Tech. Dig.*, 2000, pp.92-93.

[A4] J. Ushio, K. Kushida-Abdelghafar, T. Maruizumi, "Interface structures generated by negative-bias temperature instability in Si/SiO<sub>2</sub> and Si/SiO<sub>x</sub>N<sub>y</sub> interfaces," in *Semiconductor Device Research Symposium*, 2001 pp.158-160.

[A5] Y. Mitani, M. Nagamine, H. Satake, A. Toriumi; "NBTI mechanism in ultra-thin gate dielectric-nitrogen-originated mechanism in SiON," in *IEDM Tech. Dig.*, 2002, pp.509-512.

[A6] G. Chen, M. F. Li, C. H. Ang, J. Z. Zeng, and D. L. Kwong, "Dynamic NBTI of p-MOS transistors and its impact on MOSFET scaling," *IEEE Electron Device Lett.*, vol. 23, pp. 734-736, Dec. 2002.

[A7] K. Uwasawa, T. Yamamoto, and Y. Mogami, "A new degradation mode of scaled  $p^+$  polysilicon gate pMOSFETs induced by bias temperature (BT) instability," in *IEDM Tech. Dig.*, 1995, pp.871-874.

[A8] G. Groeseneken, H. E. Maes, N. Beltran, and, R.F. De. Keersmaecker," A reliable approach to charge-pumping measurements in MOS transistors," *IEEE Trans. Electron Devices*, vol. 31, pp. 42-53, Dec. 1984.

[A9] B. Y. Kim, I. M. Liu, H. F. Luan, M. Gardner, J. Fulford, D. L. Kwong, D.L," Impact of boron penetration on gate oxide reliability and device lifetime in  $p^+$ -poly PMOSFETs," in *Reliability Physics Symposium*, 1997, pp.287-291.

[A10] T. S. Chao, M. C. Liaw, C. H. Chu, C. Y. Chang, C. H. Chien, C. P. Hao, and T. F. Leu," Mechanism of nitrogen implant for suppressing boron penetration in  $p^+$  polycrystalline silicon gate of p metal oxide semiconductor field effect transistor," *Applied Physics Letters*. Vol. 69, pp.1781-1782, 1996

[A11] C.-T Sah, J. Y. C. Sun, and J. J. T. Tzou," Study of the atomic models of three donor-like traps on oxidized silicon with aluminum gate from their processing dependences," *J. Appl. Phys.*, vol55, pp.1525-1545,1984

[A12] Y. Taur, "CMOS design near the limit of scaling," *IBM J. Res. Develop.*, vol.46, pp.213-221, 2002

[A13] K. Hieda, K. Sunouhi, H. Takato, A. Nitayama, F. Horiguchi, and F,

Masuoka,” Sub-half-micrometer concave MOSFET with double LDD structure,”  
*IEEE Trans. Electron Devices*, vol. 39, pp. 671-676, Mar. 1992

[A14] H. Gossner, F. Wittmann, I. Eisele, T. Grabulla, and D. Behammer,” Vertical  
MOS technology with sub-0.1  $\mu$  m channel lengths,” *Electron Lett.*, vol.31, no. 16,  
pp. 1394-1396,1995

[A15] M. Jurozak, E. JosBe, R. Gwoziecki, M, Paoli, and T. Skotnicki,”  
Investigation on the Suitability of vertical MOSFETs for high speed (RF) CMOS  
applications,” in *Proc. 28th Eur, Solid-State Device Res. Conf.*, 1998, pp.172-175

[A16] X. Zeng, M. Park, P. J. Huang, S. Cho, and K. L. Wang,” A vertical MOSFET  
with a leveling surrounding gate fabricated on nanoscale island,” in *56th Annu.  
Device Res. Conf., Dig.* 1998, pp. 70-71

[A17] H. S. Momose, T. Ohguro, S. Nakamura, Y. Toyoshima, H. Ishiuchi, and H.  
Iwai,” Ultra gate oxide CMOS on (111) surface-oriented substrate,” *IEEE Trans.  
Electron Devices*, vol.49, pp. 1597-1665, Sep. 2002

[A18] H. S. Momose, T. Ohguro, K. Kojima, S. Nakamura, and Y. Toyoshima,”  
1.5-nm gate oxide CMOS on (110) surface-oriented Si substrate,” *IEEE Trans.  
Electron Devices*, vol.50, April 2003

[A19] C. T. Liu, and Y. Ma, “Light nitrogen implant for preparing thin-gate oxides,”  
*IEEE Electron Device Lett.*, vol. 18, pp. 105–107, Mar. 1997.

[A20] I.-H. Nam *et al.*, “Nitrogen profile effects on the growth rate of gate oxides grown on N-implanted silicon,” *J. Vac. Sci. Technol.*, vol. B19, no. 1, pp. 299–304, Jan./Feb. 2001.

[A21] L. K. Han *et al.*, “Electrical characteristics and reliability of sub-3nm gate oxides grown on nitrogen implanted silicon substrate,” in *IEDM Tech. Dig.*, 1997, pp. 643–646.

[A22] C. T. Liu *et al.*, “Preventing boron penetration through 25 Å gate oxide with nitrogen implant in the Si substrates,” *IEEE Electron Device Lett.*, vol. 18, pp. 212–214, May 1997.

[A23] C. H. Lee *et al.*, “A manufacturable multiple gate oxynitride thickness technology for system on a chip,” in *IEDM Tech. Dig.*, 1999, pp.491–494.

[A24] H. S. Momose, T. Morimoto, Y. Ozawa, K. Yamabo, and H. Iwai,” Electrical characteristics of rapid thermal nitrated-oxide gate n- and p-MOSFETs with less than 1% atom% nitrogen concentration,” *IEEE Trans. Electron Devices*, vol.41, pp. 546-552, Apr. 1994

[A25] M. Khare, X. W. Wang, and T. P. Ma,” Transconductance in nitride-gate or Oxynitride-Gate Transistors,” *IEEE Electron Device Lett.*, vol.20, pp. 57-59, Jan. 1999

[A26] G. Groeseneken *et al.*,” A reliable approach to charging-pumping measurements

in MOS transistors,” *IEEE Trans. Electron Devices*, vol.31, Jan. 1984

[A27] Y. Harade *et al.*,” Impacts of strained SiO<sub>2</sub> on TDDB lifetime projection,” in *Symp. VLSI Tech.*, 2000, pp.216-217

[A28] K. Eriguchi *et al.*,” Influence of 1nm thick structural “strained-layer ” near SiO<sub>2</sub>/Si interface on sub-4nm thick gate oxide reliability,” in *IEDM Tech. Dig.*, 1998, pp.175-178

