
Routing for Manufacturability and Reliability

Huang-Yu Chen and Yao-Wen Chang



Abstract

As IC process geometries scale down to the nanometer territory, industry faces severe challenges of manufacturing limitations. To guarantee high yield and reliability, routing for manufacturability and reliability has played a pivotal role in resolution and thus yield enhancement for the imperfect manufacturing process. In this article, we introduce major routing challenges arising from nanometer process, survey key existing techniques for handling the challenges, and provide some future research directions in routing for manufacturability and reliability.

Digital Object Identifier 10.1109/MCAS.2009.933855

I. Introduction

s the process geometries scale down to the nanometer territory, the IC industry faces severe challenges in manufacturability and reliability. Among these challenges, *optical proximity correction* (OPC) and *chemical-mechanical polishing* (CMP) are current major issues for manufacturability, and *antenna effect* avoidance and *double-via insertion* are often adopted for reliability enhancement. Those issues are often tackled at the post-layout stage. Nevertheless, with the fast-growing design complexity, it is desirable to handle these issues earlier at the routing stage to provide higher flexibility for the optimization. Consequently, we shall focus our discussions on routing for these challenges.

II. Routing for Manufacturability


For manufacturability, OPC and CMP are two most important concerns for modern chip designs. The former adds or subtracts feature patterns to a mask to enhance the layout resolution and thus the printability of the mask patterns on the wafer, while the latter improves layout uniformity and chip planarization to achieve higher manufacturing yield.

A. OPC-Aware Routing


We shall first briefly introduce the manufacturing process. The process uses an optical lithography system and goes through many cycles of processing, each of which consists of two major steps: *exposure* followed by *etching*.


Figure 1 illustrates a basic optical lithography system. In the exposure step, it transfers the patterns on a mask to the light-sensitive positive or negative photoresist coated on the top of the wafer, which is performed by an intense ultraviolet light emitted from the light source via the apertures of the mask. Exposed by the light, the positive photoresist becomes soluble to the photoresist developer, while the negative photoresist becomes insoluble. This chemical change allows some of the photoresist to be removed by a special solution. In the etching step, a chemical agent removes the uppermost layer of the wafer in the areas that are not protected by photoresist to form the designed patterns on the wafer.

With the continuous shrinking of the minimum feature size, IC foundries have to use an optical lithography system with a larger wavelength of light to print a feature pattern with a much smaller size on a wafer, which is called the *sub-wavelength lithography gap* (see Figure 2). For the modern process technology, for example, we



might need to print a 45 nm feature pattern by using the light of 193 nm wavelength. The sub-wavelength lithography gap might lead to unwanted large shape distortions for the printed patterns on the wafer. Physically, when a light with the wavelength λ passes through an aperture of the size *d*, the wavefronts of the light behave differently according to the relation between λ and *d*. When λ is much smaller than the aperture size *d* on the mask, the wavefronts of the light remain straight, as illustrated in Figure 3(a). However, when λ is close to or larger than *d*, the light behaves like waves (instead of particles) and





Huang-Yu Chen is with the Graduate Institute of Electronics Engineering, and Yao-Wen Chang is with Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan. E-mails: yellowfish@eda.ee.ntu.edu.tw; ywchang@cc.ee.ntu.edu.tw.




Figure 3. When a light with the wavelength λ passes through an aperture of the size *d*, the wavefronts of the light behave differently according to the relation between λ and *d*. (a) When λ is much smaller than *d*, the wavefronts remain straight. (b) When λ is much larger than *d*, diffracted wavefronts might occur.





Figure 4. The effects of OPC. (a) Without OPC, the printed patterns on the wafer incur large distortions from the patterns on the mask. (b) With OPC enhancement, the printed patterns could well match the original patterns.



diffraction occurs (see Figure 3(b)), making the pattern on the wafer not exactly the same as that on the mask. As a result, intensive use of costly *resolution enhancement techniques* (RETs) to improve the layout accuracy becomes inevitable.

Many RETs are adopted at the post-layout stage to enhance the printability and thus the yield. The increasing design complexity, however, leaves very limited space for post-layout optimization. Therefore, it is desirable to consider the manufacturability earlier in the design flow, such as RET-aware routing.

Among the RETs, *optical proximity correction* (OPC) is most popular in industry. OPC is the process of modifying the layout patterns on the mask (drawn by the designers) to compensate for the non-ideal properties of the lithography process and thus to enhance the layout printability. Figure 4 illustrates an example of OPC enhancement. Without OPC, the printed patterns on the wafer would be distorted from the designed pattern on the mask due to the sub-wavelength lithography. In contrast, if the patterns on the mask are enhanced by OPC, the printed patterns on the wafer could well match the original designed patterns.

However, OPC might incur a large number of extra pattern features, implying larger memory requirements and longer time to record and process these features, and thus higher mask-making costs, such as mask synthesis, writing, and inspection verification. If a router can consider the optical effects, the number of pattern features on the final mask can greatly be reduced.

Chen and Chang proposed a *rule-based* OPC-aware multilevel router to reduce the requirements for OPC-pattern feature [1]. They handled the pattern distortions based on the three major types: *corner rounding, line-end shortening*, and *line-width shrinking*, as illustrated in Figure 5(a)-(c). For each type of distortions, the pattern features required for compensation are identified based on some geometry rules; for example, *serifs* are added at corners to make the angles sharper, *hammerheads* are added at line ends to compensate for line-end shortenings, and *line biasings* are added along line sides to compensate for line-width shrinking (see Figure 6).

The number of pattern features required for OPC is then modeled as a cost for routing a connection. For example, as shown in Figure 6(a), four serifs are required to add at the four corners to increase the fidelity of images for a line. Also, when the length of a line increases, the ends of the line become shortened, as illustrated in Figure 6(b); therefore, two hammerheads are required to add at the line ends for a long line. Besides, a wider line is easier to be affected by neighboring lines than a narrower one, making the sides of a line shrink more seriously. Therefore, as shown in Figure 6(c), some line biasings in the line sides are required to be added for a wide line. Therefore, the total number of additional features for a line can be modeled as a function of the length and width of the line. With this function, we can incorporate the OPC cost into the original routability and wirelength costs for a router to obtain a rule-based OPC-aware routing methodology.


Chen, Liao, and Chang recently considered the OPC effects during routing to alleviate the cost of post-layout OPC operations [2]. They developed an analytical formula for the intensity computation by curve fitting simulated intensity data, *i.e., model-based OPC* (which involves complicated simulations of various process effects), and a post-layout OPC modeling based on a *quasi-inverse lithography technique*, and then incorporated the OPC costs into an OPC-friendly router.


As illustrated in Figure 7, the function of a wafer pattern can be computed by the convolution of the function of a mask pattern and the kernel function that models the light wave. Therefore, the function of the mask pattern can be computed by the convolution of the function of the wafer pattern and the inverse kernel function.

During the post-layout OPC process, an OPC tool is used to add patterns to modify the original layout. The modified layout may not be unique and is typically hard to predict. With the relationship among the kernel function, the mask pattern, and the wafer pattern in mind, however, we can predict the required free spaces for post-layout OPC patterns. Chen, Liao, and Chang proposed a quasi-inverse lithography technique to predict the required free spaces for OPC processing.

Figure 8 illustrates this technique for OPC demand calculation. First, they use the fitted intensity formula to obtain the original intensity map for a layout. Second, the insufficient intensity map is computed by subtracting the values in the target intensity map from the correspond-

ing ones in the original intensity map. Third, the insufficient amplitude map is computed by the square root of the insufficient intensity. Note that insufficient amplitude makes some design shapes not able to be printed clearly in the final layout. So the insufficient amplitude map can quantify this insufficient amplitude for a layout to be printed clearly. Fourth, given the light source and parameters, we can obtain its kernel function and then its inverse kernel function. The kernel function models the impact of a point on the mask on other points on the wafer; therefore, the quasi-inverse kernel function models the effect of the points on a wafer on one point in the mask. In other words, the quasi-inverse kernel function captures the amplitude interaction and is used to propagate the amplitude demand from the routed patterns. Fifth, the OPC demand map is computed










Figure 8. Illustration of the quasi-inverse lithography technique for OPC demand calculation. by the convolution of the quasi-inverse kernel function and the insufficient amplitude map. The OPC demand map models the OPC cost for an OPC-aware routing. A point with a larger OPC demand implies a higher probability for adding an OPC pattern at the point by a postlayout OPC tool. Therefore, we shall reserve those points with larger OPC demands in the routing stage for postlayout OPC processing to prevent from a time-consuming layout modification process. Finally, the OPC demand cost is incorporated into an OPC-friendly router to find a desired path with the minimum OPC cost.

Huang and Wong, Wu *et al.*, and Mitra *et al.* also addressed OPC-aware routing [3], [4], [5]. All of these works (and the work [1]) focused on OPC-aware routing based on the interference between nets during routing and did not consider the potential post-layout OPC change. Cho *et al.* proposed a correct-by-construction OPC-aware router [6]. Based on statistical characterization, they






Figure 9. Damascene process. (a) Open trenches. (b) Electroplating (ECP) deposits Cu on the trenches. (c) Chemical-mechanical polishing (CMP) removes Cu that overfills the trenches.





presented a post-OPC lithography cost metric by considering the interference among weak grids filled with lithography-critical shapes such as corners, vias, and line ends. This cost metric is then used to guide detailed routing to find desired paths.

B. CMP-Aware Routing

In the modern metallization process, copper (Cu) has replaced the traditional aluminum (Al) due to its better properties, such as higher current-carrying capability, lower resistance, and lower cost. However, the process of copper is significantly different from that for traditional aluminum. The modern copper metallization process applies the *dual-Damascene process* [7], which consists of *electroplating* (ECP) followed by *chemical-mechanical polishing* (CMP). The ECP deposits the copper on the trenches, while the CMP removes the copper that overfills the trenches, as shown in Figure 9(a)-(c).

Figure 10 shows a schematic diagram of the CMP process. Abrasive and corrosive chemical *slurry* that can dissolve the wafer layer is deposited on the surface of a polishing pad. Then, the polishing pad and the wafer are pressed together by a dynamic, rotating polishing head. Combined with both the chemical reaction and the mechanical force, the CMP process can remove materials on the surface of the wafer and tends to make the wafer planar.

Because of the difference in the hardness between copper and dielectric materials, however, the CMP planarizing process might generate topography irregularities, which might incur significant yield loss of copper interconnects. The studies of the CMP process have indicated that the post-CMP dielectric thickness is highly correlated to the layout pattern density, because during the polishing step, the dielectric removal rates vary with the pattern density. A non-uniform feature density distribution on each layer might cause CMP to over polish or under polish, as illustrated in Figure 11.

These post-CMP thickness variations need to be carefully controlled, since the variation in one metal layer could be progressively transferred to subsequent layers during manufacturing, and finally the accumulative variation could be significant on the upper metal layers, which is often called the *multi-layer accumulative effect* [8].

In order to improve the CMP quality, modern foundries often impose recommended layout density rules (or even density gradient rules) on each layer and fill *dummy features* into layouts to reduce the variations on each layer. However, these filled dummy features might incur unwanted effects at 65 nm and successive technology nodes [9]. For example, they may induce high coupling capacitances to nearby interconnects and thus incur crosstalk problems. Moreover, dummy fills also significantly increase the data volume of mask, lengthening the time of mask-making processes and thus the mask cost. Especially, these filled features would significantly increase the input data in the following time-consuming RETs, such as the OPC process.

Wire density greatly affects dummy feature filling. The layout pattern (consisting of wires and dummy features) density strongly depends on the wire density distribution, as reported in [10]. Therefore, controlling wire density at the routing stage can alleviate the problems induced by aggressive dummy feature filling. Additionally, good wire distribution can reduce the random particle short defects and also benefit the post-layout redundant-via insertion (see Section III-B), which can translate into yield gain.

The density uniformity in different routing stages for CMP variation control has been addressed in the literature [10], [11], [12]. Cho *et al.* considered CMP variation during global routing [10]. They empirically showed that the number of inserted dummy features can be predicted by the wire density and observed that a path with higher pin density may not get much benefit from the wire density optimization since there is little room for improvement (it is destined to have high wire density from the beginning). Therefore, they proposed a *minimum pin-density globalrouting* algorithm to reduce the maximum wire density.

Figure 12 illustrates the minimum pin-density globalrouting algorithm. A net from the source S to the target T to be routed is shown in Figure 12(a) with a pin distribution. If only the L-shaped (1-bend) routing paths are allowed, there are two possible paths, *a* and *b*, with the same wirelength but different pin densities. Since the existence of a pin implies at least one connection to other pins, a path with higher pin density like *b* would tend to have higher wire density eventually as shown in Figure 12(b), resulting in higher final wire densities. Therefore, a path with the minimum pin density (like path *a*) leads to better wire density distribution.

Chen *et al.* presented a full-chip two-pass, top-down routing framework considering wire-distribution uniformity for density variation minimization [11]. See Figure 13 for an illustration. To fully consider wire distribution,





Figure 12. Minimum pin-density global routing [10]. (a) There are two possible 1-bend paths a and b from the source S to the target T. (b) The path a with smaller pin density is better than the path b.



the planarization-driven router consists of four major stages: (1) Prerouting: Identify the potential density hot spots based on the pin distribution and wire connection to guide the following global routing, (2) Global routing: Apply prerouting-guided planarization-aware global pattern routing for local nets and iteratively refine the solution, (3) Layer/track assignment: Perform densitydriven layer/track assignment for long segments region by region, and (4) Detailed routing: Use segment-tosegment detailed maze routing to route short segments and reroute failed nets level by level. By handling longer nets first, the routing density for CMP can be better optimized since the longer nets have higher density impact than the shorter ones.

III. Routing for Reliability

Manufacturing reliability and yield in VLSI designs are becoming a crucial challenge as the feature sizes shrink into the nanometer scale. Both the antenna effect arising in the plasma process and the via-open defect are important issues for achieving a higher reliability and yield.

A. Antenna-Avoidance Routing

The antenna effect is caused by the charges collected on the floating interconnects which are connected to only a gate oxide. During the metallization, long floating interconnects act as temporary capacitors and store charges gained from the energy provided by fabrication steps such as plasma etching and CMP. If the collected charges exceed a threshold, the *Fowler-Nordheim* (F-N)

Diffusion

Damage

the Gate

tunneling current will discharge through the thin oxide and cause gate damage. On the other hand, if the collected charges can be released before exceeding the threshold through a low impedance path, such as diffusion, the gate damage can be avoided.

For example, considering the routing in Figure 14(a), the interconnects are manufactured in the order of poly, metal 1, and metal 2. After manufacturing metal 1 (see Figure 14(b)), the collected charges on the right metal 1 pattern may cause damage to the connected gate oxide. The discharging path is constructed after manufacturing metal 2 (see Figure 14(c)), and thus the charges can be released through the connected diffusion on the left side.

There are three popular solutions to reduce the antenna effect [13]:

- 1) **Jumper insertion:** Break only signal wires with antenna violation and route to the highest level by jumper insertion. This reduces the charge amount for violated nets during manufacturing.
- 2) Embedded protection diode: Add protection diodes on every input port for every standard cell. Since these diodes are embedded and fixed, they consume unnecessary area when there is no violation at the connecting wire.
- 3) **Diode inserting after placement and routing:** Fix those wires with antenna violations that have enough room for "under-the-wire" diode insertion. During wafer manufacturing, all the inserted diodes are floating (or ground). One diode can be used to protect all input ports that are connected to the same output ports. However, this approach

Metal 2

Metal 1 Polylayer

Discharge

Diffusion

Through the

+ +

(c)


works only if there is enough room for diode insertion.

Jumper insertion is a popular way to solve the antenna problem. To avoid/fix the antenna violation, it is required that the total effective conductor connecting to a gate be less than or equal to a threshold, $L_{\rm max}$. The threshold could be the wire length limit, the wire area limit, the wire perimeter limit, the ratio of antenna strength (length, area, perimeter, etc.) to the gate size, or any model of the strength of antenna effect caused by conductors. As the example shown in Figure 15, we have a two-terminal net in which *a* is the source node and *b* is the terminal node. In this case, the antenna charge weight of *b* is the sum of the antenna charge weight of segments 4, 5, and 6,

Collected

Charges

(b)



Gate -

++++

(a)


which may violate L_{max} . Note that once segment 3 is manufactured, a discharging path is established through segment 1 and the diffusion of the transistor *a* (see Figure 15(b)). If we add a jumper at the long segment 5 (see Figure 16), the antenna charge weight of *b* is just the sum of the length of segments 8, 9, and 10, which will not violate L_{max} . Thus, if we add jumpers appropriately, the antenna problem can easily be solved.


Antenna avoidance by jumper insertion has been extensively studied in the literature (e.g., [14], [15], [16], [17]). Ho, Chang, and Chen proposed multilevel routing considering antenna effects by bottom-up jumper insertion [14]. The work inserts jumpers only beside gate terminals, and its optimality of using the least jumpers to satisfy the antenna rule holds only for this special condition of inserting jumpers right beside gate terminals. Wu, Hu, and Mahapatra extended the work [14] to handle the problem [15]. To fix the antenna violation of a gate terminal, the work first removes all subtrees around the node that violate the antenna rules. After all such subtrees are removed, if the sink still violates the antenna rule, the work will continually remove the heaviest branch from the sink until the antenna rules are satisfied. This approach still cannot guarantee optimal solutions under some special cases.


Su and Chang formulated the general jumper insertion for antenna avoidance (applicable at the routing stage) and/or fixing (applicable at the post-layout stage) as a tree-cutting problem on a routing tree and presented the first optimal algorithm for the general treecutting problem [17]. As usual, a net is modelled as a routing tree, where a node in the tree denotes a circuit terminal/junction (a gate, diffusion, or a junction of interconnects) and an edge denotes the interconnection between two circuit terminals or junctions. Since the interconnection connecting to a diffusion terminal will not cause any antenna violation, the algorithm focuses on those connecting to gate terminals.


Let L(u) denote the sum of edge weight (could be wirelength, wire area, wire perimeter limit, the ratio of antenna strength, *etc.*) between the node u and all its neighbors. The problem of jumper insertion on a routing tree for antenna avoidance/fixing can be formulated as a tree-cutting problem as follows [17]: Given a routing tree T = (V, E) and an upper bound L_{max} , find the minimum set C of cutting nodes, $e \neq u$ for any $c \in C$ and $u \in V$, so that $L(u) \leq L_{max}$, $\forall u \in V$.

As the routing-tree example shown in Figure 17(a), u_1 and u_2 are two sink nodes, the number beside each edge denotes the antenna charge weight, and L_{max} is assumed to be 10. For this case, three jumpers suffice to solve the antenna violations; see the jumpers c_1 , c_2 , and c_3 shown in Figure 17(b).









Su and Chang showed that the aforementioned tree-cutting problem exhibits the properties of optimal substructures and greedy choices. With these properties, a greedy algorithm suffices to find an optimal solution [18]. Based on the theory, they presented an O(V)-time optimal jumper insertion algorithm that uses the minimum number of jumpers to fix the antenna violations in a routing tree with V vertices. The algorithm performs in a bottom-up manner by dealing with leaf nodes first followed by sub-leaf nodes of the tree. Here, a leaf node is a node with no children, whereas a sub-leaf node is a node for which all its children are leaf nodes, and if any of its children is a gate terminal, the edges between it and its children all have weights L_{max} .

For a leaf node which denotes a gate terminal (*i.e.*, no discharging path through this terminal), the edge connecting to this leaf node, with its weight exceeding L_{max} , a cutting node is assigned at the position that make the edge weight equal to L_{max} ; otherwise, no cutting node needs to be inserted.

For a sub-leaf node, if the total weight of the edges between this node and its children is less than L_{max} , the total weight is added to this node and the processing continues upward in the tree. On the other hand, if the total weight is greater than L_{max} , the edge weights between this node and its children are sorted into a non-

decreasing order, and a cutting node is added into each edge with its partial sum (accumulated from the first edge) greater than L_{max} .

For the embedded protection diode, Huang *et al.* solved the diode insertion and routing problem by a minimum-cost network-flow based algorithm, called Diode Insertion and Routing by Min-Cost Flow (DIRMCF) [19]. As shown in Figure 18, the antenna-violating wires, the routing grids, and the feasible diode positions are transformed into a flow network, and then the problem is solved by the minimum-cost network-flow algorithm. Both the positions of inserted diodes and the required routing can be determined through the resulting flow. Jiang and Chang then extended the minimum-cost network-flow formulation to derive a polynomial-time simultaneous diode/jumper insertion for antenna violation detection/fixing [20].

B. Redundant-Via Aware Routing

In the nanometer technology, via-open defects are one of important failures. A via may fail due to various reasons such as random defects, electromigration, cut misalignment, and/or thermal stress induced voiding effects. The failure significantly reduces the manufacturing yield and chip performance. To improve via reliability and






Figure 18. An example of the DIRMCF algorithm. (a) The violating wires and the routing grids. (b) The transformed flow network and the resulting flow after applying the minimum cost network-flow algorithm. (c) The inserted diodes and their corresponding routing.


yield, *redundant-via insertion* is a highly recommended technique proposed by foundries. If a via fails, a redundant via can serve as a fault-tolerant substitute for the failing one. As shown in Figure 19, a redundant via can be inserted adjacently to each via to form a double-via pair. Double vias typically lead to 10–100 smaller failure rates than single vias.


Below gives some terminologies about vias. For a via, a redundant-via candidate is its adjacent position where a redundant via can be inserted. For the example shown in Figure 20, via v_1 has one redundant-via candidate on its left side, and via v_3 has three candidates around it. According to the number of redundant-via candidates, vias can be classified as *dead*, *alive*, or *critical vias*. If a via has at least one redundant-via candidate, it is an alive via; otherwise it is called a dead via. Note that if an alive via has exactly one redundant-via candidate, it is also called a critical via. As shown in Figure 20, both vias v_1 and v_3 are alive vias, v_2 is a dead via, and v_1 is also a critical via.


Traditionally, redundant-via insertion is performed at the post-layout stage, which can be formulated as a maximum independent set (MIS) problem [21] or 0-1 integer linear programming (ILP) [22], or maximum bipartite matching [23], [24]. However, it is reported that if the router can minimize the number of dead and critical vias, the post-layout double-via insertion rate can be significantly improved. The reason is that the dead vias cannot be paired with redundant vias, and critical vias may not be paired due to the competition with other vias. For a routing instance from the source *S* to the target *T* shown in Figure 21(a), an inferior routing path as shown in Figure 21(b) would make via v a dead via and cannot be paired with any redundant vias. In contrast, for the better routing result as shown in Figure 21(c), via v still remains alive for double-via insertion. Therefore, it is desirable to consider the redundant-via insertion at the routing stage to facilitate and preserve more flexibility for the post-layout double via insertion, as pointed out by [25].














Chen *et al.* developed a redundant-via aware detailed-routing algorithm [24]. For each redundant-via candidate r_i of a via v, the redundant-via cost of r_i , cost (r_i) , is set as

$$\cos(r_i) = \frac{1}{\text{DoF}_v},\tag{1}$$

where DoF_v stands for the *degree of freedom* of v and equals the number of redundant-via candidates of v. The redundant-via penalty for a connection path p is calculated as the summation of the redundant-via costs of these redundant-via candidates on p.

Figure 22 illustrates the routing algorithm. Figure 22(a) shows a detailed-routing instance connected from the source *S* to the target *T*. The redundant-via costs of redundant-via candidates are shown in Figure 22(b). The router can find a better routing path by choosing one with smaller redundant-via penalty, as shown in Figure 22(c). Finally, the routing solution would be more redundant-via friendly as shown in Figure 22(d), which contains more alive vias and preserves more redundant-via candidates to benefit the post-layout redundant-via insertion.

IV. Conclusions

Routing is one of the most fundamental steps in the physical design flow and is a very complex optimization problem. In this article, we have addressed routing for some important nanometer effects, including manufacturability and reliability. As the technology nodes keep shrinking, all these effects should be considered in the earlier design stages. Considering the trade-off between optimization flexibility and layout-information availability, routing appears to be the best stage to handle these effects. It would be necessary to develop new data structures, algorithms, frameworks, and/or methodology for the next-generation routers to handle the severe challenges yet to come.



Huang-Yu Chen received his Ph.D. degree in Graduate Institute of Electronics Engineering (GIEE) at the National Taiwan University (NTU), Taipei, Taiwan, in 2009.

He received his B.S. in electrical engineering from National Tsing Hua University, Hsinchu, Taiwan, in 2004. Currently, he is a principal engineer in the Design Meth-

odology Division, TSMC Ltd., Taiwan. His research interests are in combinatorial optimization with applications to the VLSI design automation, manufacturability-driven large-scale routing, and design for manufacturability/reliability. He has four papers published in the first-tier conferences (DAC'06, ICCAD'07, ICCAD'08, and ASP-DAC'09), two papers in the topmost journals (TCAD'08 and TCAD'09), and two book chapters published since 2006.

He has received the Outstanding Research Award from GIEE, NTU in 2006, the NTU Outstanding Scholarship in 2008, the Best Paper Nomination from ICCAD'07, the 2nd place in 2008 ACM ISPD global routing contest (among 11 teams from USA, Europe, and Asia), the Best Paper Award from the 2008 VLSI Design/CAD Symposium, Taiwan.



Yao-Wen Chang received the B.S. degree from National Taiwan University (NTU), Taipei, Taiwan, in 1988, and the M.S. and Ph.D. degrees from the University of Texas at Austin in 1993 and 1996, respectively, all in computer science. He is a Professor in the Department of Electrical Engineering and the Graduate Institute of Electronics Engineering, NTU. He is currently also a Visiting Professor at Waseda University, Kitakyushu, Japan. He was with National Chiao Tung University (NCTU), Hsinchu, Taiwan from 1996 to 2001 and IBM T.J. Watson Research Center in the summer of 1994. His current research interests lie in VLSI physical design, design for manufacturability/reliability, and design automation for biochips. He has been working closely with industry in these areas. He has co-edited one textbook on EDA and coauthored one book on routing and over 150 ACM/IEEE conference/journal papers in these areas.

Dr. Chang was a winner of the 2008 ACM ISPD Global Routing Contest and the 2006 ACM ISPD Placement Contest. He was a recipient of Best Paper Awards at IEEE ICCD-95 and the 2007 and 2008 VLSI Design/CAD Symposia, and 12 Best Paper Award Nominations from DAC (four times), ICCAD (twice), ISPD (three times), ACM TODAES, ASP-DAC, and ICCD in the past eight years. He has received many research awards, such as the 2007 Outstanding Research Award, the inaugural 2005 First-Class Principal Investigator Award, and the 2004 Dr. Wu Ta You Memorial Award, all from National Science Council of Taiwan, and the 2004 MXIC Young Chair Professorship from the MXIC Corp, and excellent teaching awards from NTU (four times) and NCTU.

He is currently an associate editor of IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) and an editor of the Journal of Information Science and Engineering (JISE) and the Journal of Electrical and Computer Engineering (JECE). He has served on the ICCAD Executive Committee, the ASP-DAC Steering Committee, the ACM/SIGDA Physical Design Technical Committee, the ACM ISPD and IEEE FPT Organizing Committees, and the technical program committees of ASP-DAC, DAC, DATE, FPL, FPT, GLSVLSI, ICCAD, ICCD, IECON, ISPD, SOCC, TENCON, and VLSI-DAT. He is currently an independent board director of Genesys Logic, Inc, a technical consultant of RealTek Semiconductor Corp., a member of board of governors of Taiwan IC Design Society, and a member of the IEEE Circuits and Systems Society, ACM, and ACM/SIGDA.

References

[1] T.-C. Chen and Y.-W. Chang, "Multilevel full-chip gridless routing with applications to optical proximity correction," *IEEE Trans. Computer-Aided Design*, vol. 26, no. 6, pp. 1041–1053, June 2007.

[2] T.-C. Chen, G.-W. Liao, and Y.-W. Chang, "Predictive formulae for OPC with applications to lithography-friendly routing," in *Proc. ACM/IEEE Design Automation Conf.*, Anaheim, CA, June 2008, pp. 510–515.

[3] L.-D. Huang and M. D. F. Wong, "Optical proximity correction (OPC)friendly maze routing," in *Proc. ACM/IEEE Design Automation Conf.*, San Diego, CA, June 2004, pp. 186–191. [4] Y.-R. Wu, M.-C. Tsai, and T.-C. Wang, "Maze routing with OPC consideration," in *Proc. ACM/IEEE Asia and South Pacific Design Automation Conf.*, Shanghai, China, Jan. 2005, pp. 198–203.

[5] J. Mitra, P. Yu, and D. Z. Pan, "RADAR: RET-aware detailed routing using fast lithography simulations," in *Proc. ACM/IEEE Design Automation Conf.*, Anaheim, CA, June 2005, pp. 369–372.

[6] M. Cho, K. Yuan, Y. Ban, and D. Z. Pan, "ELIAD: Efficient lithography aware detailed router with compact printability prediction," in *Proc. ACM/IEEE Design Automation Conf.*, Anaheim, CA, June 2008, pp. 504–509.

[7] J. Luo, Q. Su, C. Chiang, and J. Kawa, "A layout dependent full-chip copper electroplating topography model," in *Proc. IEEE/ACM Int. Conf. Computer-Aided Design*, San Jose, CA, Nov. 2005, pp. 133–140.

[8] R. Tian, D. F. Wong, and R. Boone, "Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability," in *Proc. ACM/IEEE Design Automation Conf.*, Anaheim, CA, June 2000, pp. 667–670.

[9] D. White and B. Moore, "An 'intelligent' approach to dummy fill," *EE Times*, Jan. 3, 2005.

[10] M. Cho, D. Z. Pan, H. Xiang, and R. Puri, "Wire density driven global routing for CMP variation and timing," in *Proc. IEEE/ACM Int. Conf. Computer-Aided Design*, San Jose, CA, Nov. 2006, pp. 487–492.

[11] H.-Y. Chen, S.-J. Chou, S.-L. Wang, and Y.-W. Chang, "A novel wire density driven full-chip routing system for CMP variation control," *IEEE Trans. Computer-Aided Design*, vol. 28, no. 2, pp. 193–206, Feb. 2009.

[12] K. S.-M. Li, C.-L. Lee, Y.-W. Chang, C.-C. Su, and J. E. Chen, "Multilevel full-chip routing with testability and yield enhancement," *IEEE Trans. Computer-Aided Design*, vol. 26, no. 9, pp. 1625–1636, Sept. 2007.

[13] P. H. Chen, S. Malkani, C.-M. Peng, and J. Lin, "Fixing antenna problem by dynamic diode dropping and jumper insertion," in *Proc. IEEE Int. Symp. Quality Electronic Design*, Berkeley, CA, Mar. 2000, pp. 275–282.

[14] T.-Y. Ho, Y.-W. Chang, and S.-J. Chen, "Multilevel routing with antenna avoidance," in *Proc. ACM Int. Symp. Physical Design*, Phoenix, AZ, Apr. 2004, pp. 34–40.

[15] D. Wu, J. Hu, and R. Mahapatra, "Coupling aware timing optimization and antenna avoidance in layer assignment," in *Proc. ACM Int. Symp. Physical Design*, San Francisco, CA, Apr. 2005, pp. 20–27.

[16] T.-Y. Ho, Y.-W. Chang, and S.-J. Chen, *Full-Chip Nanometer Routing Techniques*. Dordrecht, The Netherlands: Springer-Verlag, 2007.

[17] B.-Y. Su, Y.-W. Chang, and J. Hu, "An optimal jumper insertion algorithm for antenna avoidance/fixing," *IEEE Trans. Computer-Aided Design*, vol. 26, no. 10, pp. 1818–1929, Oct. 2007.

[18] T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein, *Introduction to Algorithms*, 2nd ed. New York: McGraw-Hill, 2001.

[19] L.-D. Huang, X. Tang, H. Xiang, D. F. Wong, and I.-M. Liu, "A polynomial time optimal diode insertion/routing algorithm for fixing antenna problem," *IEEE Trans. Computer-Aided Design*, vol. 23, no. 1, pp. 141–147, Jan. 2004.

[20] Z.-W. Jiang and Y.-W. Chang, "An optimal network-flow-based simultaneous diode and jumper insertion algorithm for antenna fixing," *IEEE Trans. Computer-Aided Design*, vol. 27, no. 6, pp. 1055–1065, June 2008.

[21] K.-Y. Lee and T.-C. Wang, "Post-routing redundant via insertion for yield/reliability improvement," in *Proc. ACM/IEEE Asia and South Pacific Design Automation Conf.*, Yokohama, Japan, Jan. 2006, pp. 303–308.

[22] K.-Y. Lee, C.-K. Koh, T.-C. Wang, and K.-Y. Chao, "Optimal post-routing redundant via insertion," in *Proc. ACM Int. Symp. Physical Design*, Portland, OR, Apr. 2008, pp. 111–117.

[23] H. Yao, Y. Cai, X. Hong, and Q. Zhou, "Improved multilevel routing with redundant via placement for yield and reliability," in *Proc. ACM Great Lakes Symp. VLSI*, Chicago, IL, Apr. 2005, pp. 143–146.

[24] H.-Y. Chen, M.-F. Chiang, Y.-W. Chang, L. Chen, and B. Han, "Fullchip routing considering double-via insertion," *IEEE Trans. Computer-Aided Design*, vol. 27, no. 5, pp. 844–857, May 2008.

[25] G. Xu, L.-D. Huang, D. Z. Pan, and M. D. Wong, "Redundant-via enhanced maze routing for yield improvement," in *Proc. ACM/IEEE Asia and South Pacific Design Automation Conf.*, Shanghai, China, Jan. 2005, pp. 1148–1151.