















	<p>1. A buffer layer of 50nm/150nm thickness of SiNx/SiOx were deposited by plasma enhanced chemical vapor deposition (PECVD) at 500°C on glass substrate</p>
	<p>2. Amorphous silicon film of a 50nm thickness was deposited on buffer layer as the active layer by PECVD at 500°C</p>
	<p>3. Dehydrogenation at 500°C for one hour</p>
	<p>4. Prior cleaning by HF 30sec + O3 100sec</p>
	<p>5. Amorphous silicon crystallized by continuing wave laser with wavelength of 532 nm at room temperature</p>
	<p>6. The polycrystalline layer was tailored into active islands</p>
	<p>7. n+ ion doping of PH₂⁺ ion implantation with the concentration of 6×10¹⁴ cm⁻² for 13keV at room temperature</p>
	<p>8. 1000Å thick TEOS gate oxide deposited using PECVD system</p>
	<p>9. PR coating and patterned</p>
	<p>10. LDD ion doping of PH₂⁺ ion implantation with the concentration of 2×10¹³ cm⁻² for 75keV at room temperature</p>
	<p>11. PR coating and patterned</p>
	<p>12. p+ ion doping of BF₂⁺ ion implantation with the concentration of 1×10¹⁵ cm⁻² for 30keV at room temperature</p>
	<p>13. Rapid thermal annealing performed to activate the implanted dopants and recrystallize the source and drain region at temperature 650°C.</p>
	<p>14. 2000Å thick Mo gate electrode was deposited using PVD</p>
	<p>15. A 3000Å/500Å thick PECVD SiO_x/SiN_x deposited as passivation layers</p>
	<p>16. Hydrogenation 17. Via hole open</p>
	<p>18. Ti/Al/Ti deposited by PECVD system 19. Patterned to form the source and drain contact pads.</p>

Fig. 4-4

Process flow of CW poly-silicon TFTs