# 國立交通大學

電子工程學系 電子研究所

# 博士論文

氮氧化層及高介電常數介電層 在金氧半元件及快閃記憶體上之特性研究 Investigation of Nitrided Oxides and High-κ Dielectrics on MOS Devices and Flash Memories

- 研究生:陳永裕 Yeong-Yuh Chen
- 指導教授:羅正忠 博士 Dr. Jen-Chung Lou
  - 簡昭欣 博士 Dr. Chao-Hsin Chien

中華民國九十四年三月

# 氮氧化層及高介電常數介電層

## 在金氧半元件及快閃記憶體上之特性研究

研究生: 陳永裕

指導教授:羅正忠 博士

簡昭欣 博士

國立交通大學 電子工程學系 電子研究所



隨著系統晶片(SOC)的發展,持續降低 CMOS 元件中的開極介電層及非 揮發性記憶體中的複晶矽層間介電層(inter-poly dielectric)厚度以提高元件密度 及降低操作電壓變得十分重要。為了滿足以上的需求並獲得較低的漏電流及較高 的可靠度,利用氮氧化層(nitrided oxide)及高介電常數材料(high-κ)來取代 二氧化矽變成是不可或缺的趨勢。

本篇論文首先研究利用成長氧化層前的氮原子離子佈植(nitrogen-implanted Si substrate)及氧化層成長後的一氧化氮(NO)高溫退火來改善傳統二氧化矽閘 極介電層的可靠度。其次,經由模擬工具將高介電常數材料做為堆疊式快閃記憶 體(stacked-gate flash memory)的複晶矽層間介電層和穿隧介電層(tunnel dielectric),並討論其對快閃記憶體寫入/抹除的效率。最後,探討表面氨氣(NH<sub>3</sub>) 氮化處理及沉積後高溫退火(post-deposition annealing)溫度對反應式濺鍍 (reactive sputtering)及有機金屬化學氣相沉積(metal organic chemical vapor deposition)之高介電常數材料三氧化二鋁(Al<sub>2</sub>O<sub>3</sub>)及二氧化鉿(HfO<sub>2</sub>)複晶矽 層間電容的影響。

首先,研究利用成長氧化層前的氮原子離子佈植及氧化層成長後的一氧化 氦高溫退火來改善傳統二氧化矽開極介電層的可靠度。研究結果顯示成長後的一 氧化氮高溫退火會在界面處造成氦原子聚集,而成長氧化層前的氮原子離子佈植 則會造成氦原子均勻分布在氦氧化層裡。掺雜進入氧化層的氦濃度也會隨著氧化 層厚度而變;氧化層厚度愈薄,氦濃度愈高。聚集在界面處的氦原子有助於增強 二氧化矽介電層的可靠度,包括較平整的界面、較小的電洞捕捉(hole trapping)、 改善崩潰時間(time-to-breakdown)及崩潰電荷(charge-to-breakdown)等。此 外,介電層的可靠度還可由氮離子佈植濃度決定。當濃度小於 1×10<sup>14</sup> cm<sup>-2</sup> 時, 氧化速率不但不會降低,還會造成介電層可靠度劣化;相反的,若將濃度提高至 1×10<sup>15</sup> cm<sup>-2</sup>,氧化速度可以很明顯的被抑制並用來成長多種不同介電層厚度以滿 足系統晶片需求,還可同時改善介電層可靠度。配合成長氧化層前的氦原子離子 佈植和氧化層成長後的一氧化氦高溫退火更可大幅提高開極介電層的可靠度,用 以取代 0.13 微米以下製程的二氧化矽開極介電層。

其次,經由模擬工具將高介電常數材料做為堆疊式快閃記憶體的複晶矽層 間介電層和穿隧介電層,並討論其對快閃記憶體寫入/抹除的效率。模擬結果指 出利用高介電常數材料取代傳統堆疊式快閃記憶體中的氧化層-氮化層-氧化 層(oxide-nitride-oxide)複晶矽層間介電層可明顯的提高寫入/抹除的速度,且 寫入/抹除的速度在Fowler-Nordheim 穿隧上比熱電子(hot electron)注入的方 式更有效。選擇二氧化给做為複晶矽層間介電層並採用Fowler-Nordheim 穿隧來 寫入/抹除,可大幅降低外加電壓達48%。然而,高介電常數材料在穿隧介電層 上的應用結果卻截然相反。由於採用高介電常數材料做為穿隧介電層會降低開極 的電壓藕合率(gate coupling ratio),利用Fowler-Nordheim 穿隧反而會劣化寫入 電層的電場還低,但較低的電子位障高(barrier height)及增強的碰撞游離發生 率(impact ionization rate)卻使得高介電常數穿隧介電層在熱電子注入方式下有 較快的寫入/抹除速度。由於適用的寫入/抹除方式不同,高介電常數材料複晶 矽層間介電層及穿隧介電層可分別應用於NAND和NOR型式的堆疊式快閃記憶 體。

最後,探討表面氨氣氮化處理及沉積後高溫退火溫度對反應式濺鍍及有機 金屬化學氣相沉積之高介電常數材料三氧化二鋁及二氧化鉿複晶矽層間電容的 影響。表面氮化處理和高溫退火溫度都會造成反應式濺鍍的三氧化二鋁複晶矽層 間電容的特性和電壓極性相關。表面氮化處理會在界面處形成薄 Si-N 界面層, 抑制低介電常數界面層成長、形成較平滑的界面並讓後續的高溫退火更有效率的 消除原本存在的缺陷,得到較低的漏電流、較大的崩潰電場、較小的電子捕捉率 和較大的崩潰電荷。再者,反應式濺鍍的三氧化二鋁複晶矽層間電容的特性也受 高溫退火溫度影響甚巨。實驗結果顯示,不論是漏電流、電子捕捉率或崩潰電荷, 900°C 都是最佳化條件。根據 X 光電子頻譜(X-ray photoelectron spectroscopy) 和 Auger 電子頻譜(Auger electron spectroscopy)的分析,發現溫度效應會造成 三氧化二鋁的組成比發生明顯的變化,其中氧原子的成份比將會決定複晶矽層間 介電層的特性。有鑑於反應式濺鍍的三氧化二鋁複晶矽層間電容的崩潰電荷過 低,我們也研究利用有機金屬化學氣相沉積方式沉積三氧化二鋁和二氧化鉿來改 善崩潰電荷的可能性。實驗結果證明,利用有機金屬化學氣相沉積除了可大幅改 善崩潰電荷外,也能有效的降低漏電流和增加崩潰電壓(breakdown voltage)和 有效崩潰電場 (effective breakdown field)。因此,等效氧化層厚度為5奈米及3 奈米的三氧化二鋁和二氧化鉿將是45 奈米及32 奈米世代以下堆疊式快閃記憶體 的絕佳候選複晶矽層間介電層。

- III -

# Investigation of Nitrided Oxides and High-κ Dielectrics

# on MOS Devices and Flash Memories

Student : Yeong-Yuh Chen

Advisors : Dr. Jen-Chung Lou Dr. Chao-Hsin Chien

Department of Electronics Engineering & Institute of Electronics National Chiao-Tung University



For the system on a chip (SOC) application, a continuously scaling of the gate dielectrics for complementary metal oxide semiconductor (CMOS) and inter-poly dielectrics (IPDs) for electrically-erasable programmable read only memory (EEPROM) and stacked-gate flash memory is needed to obtain high density and low operation voltage. To meet the above requirements and exhibit a low leakage current and a good reliability, the replacement of nitrided oxides and high dielectric constant (high- $\kappa$ ) materials for the silicon dioxide (SiO<sub>2</sub>) and additional treatment have become indispensable.

The first objective of this dissertation is to apply the pre-oxidation nitrogen implanted Si substrate (NIS) and post-oxidation nitric oxide (NO) annealing to improve reliabilities of conventional SiO<sub>2</sub> gate dielectric. Then, investigates the impact of high- $\kappa$  materials serving as the IPDs and tunnel dielectrics (TDs) on the

programming/erasing performances of stacked-gate flash memories through 2-D Medici simulation. Finally, the surface  $NH_3$  nitridation and post-deposition annealing (PDA) temperature effects of the reactive-sputtered (RS) and metal organic chemical vapor deposition (MOCVD) high- $\kappa$  IPDs is studied.

Firstly, we focused on the dielectric characteristics and reliability phenomena of NIS nitrided oxides with NO- and N2-annealing comparing to conventional SiO2 gate oxide. It was found that a nitrogen pile-up occurred near the interface after NO-annealing, while NIS produced a uniform nitrogen distribution in the dielectric bulk. Incorporated nitrogen atomic concentration is also affected on the initial oxide thickness; thinner oxide thickness, higher nitrogen atomic concentration. Nitrogen pile-up near the interface is beneficial to enhance dielectric reliabilities in terms of smoothen interface roughness, reduced hole trapping, improved time-to-breakdown (t<sub>BD</sub>) and charge-to-breakdown (Q<sub>BD</sub>). Moreover, it was found that the dielectric reliability is strongly dependent on the NIS dosage. NIS with a dosage smaller than  $1 \times 10^{14}$  cm<sup>-2</sup> is found to be useless in the oxidation rate suppression but degrades dielectric reliability simultaneously. On the contrary, the samples with  $1 \times 10^{15}$  cm<sup>-2</sup> NIS dosage not only exhibit a significantly reduced oxidation rate, which can be used to grow multiple oxide thicknesses to meet the SOC requirement, but also improve stress immunity. NIS nitrided oxides with NO-annealing depict superior dielectric reliability and this technique appears suitable to replace the traditional  $SiO_2$  at 0.13 µm technology node and beyond.

Secondly, the effects of high- $\kappa$  IPDs and TDs on a flash memory performance will be presented. By 2-D MEDICI simulation, flash memories with high- $\kappa$  IPDs clearly exhibit significant improvement in programming/erasing speed over those with conventional ONO IPD. Moreover, it is found that high- $\kappa$  IPDs are more effective for the memories programmed/erased with Fowler-Nordheim (FN) tunneling rather than channel hot electron (CHE) injection. Choosing HfO2 as the IPD and using F-N programming/erasing scheme, the operating voltage can be reduced 48% at a typical program time of 10  $\mu$ s and 0.1 ms erasing time. Our results also show that dielectrics with very high permittivity ( $\kappa > 25$ ) may not be necessary for the IPD in stacked-gate flash memories. On the other hand, the effect of high- $\kappa$  TDs is quite contrary to the high- $\kappa$  IPDs. Due to the reduced gate coupling ratio, the programming/erasing speed of stacked-gate flash memories with high-κ TDs by using FN tunneling is helpless in operation voltage reduction. Although the electric field on high-κ tunnel dielectrics is lower than SiO<sub>2</sub> tunnel oxide, enhanced impact ionization rate and lower barrier height contribute to higher CHE injection current and efficiency. Consequently, high- $\kappa$  TDs are only effective for the memories programmed/erased with hot electron injection rather than FN tunneling. Due to the contrary programming/erasing schemes, high-k IPDs and TDs are suitable for NAND- and NOR-type stacked-gate flash annun . memories, respectively.

Finally, the effects of surface  $NH_3$  nitridation of the bottom poly-Si film and PDA temperature on the electrical properties and reliability characteristics of RS and MOCVD high- $\kappa$  inter-poly capacitors were evaluated. The polarity-dependent dielectric properties of RS  $Al_2O_3$  IPD were strongly affected by the surface nitridation and the annealing temperature. For positive gate bias, IPD with  $NH_3$  surface nitridation were found to significantly suppress the formation of an additional layer with lower dielectric constant during the post-annealing process and obtain a smoother interface, compared to those without nitridation treatment. Furthermore, the presence of a thin Si-N layer can make PDA more effective in eliminating traps existing in the as-deposited films and improve dielectric characteristics under negative

polarity. As a result, the smoother interface and smaller electron trapping rate contribute to the drastically reduced leakage current, enhanced breakdown field, and Q<sub>BD</sub> of the RS Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with surface NH<sub>3</sub> nitridation. Moreover, the electrical properties of RS Al<sub>2</sub>O<sub>3</sub> IPD are heavily dependent upon the PDA temperature. The sample exhibits optimal quality in terms of leakage current, electron trapping rate and  $Q_{BD}$  when annealed at 900°C. X-ray photoelectron spectroscopy and Auger electron spectroscopy analyses have shown that this occurrence arises from the composition variations under different annealing conditions and excess oxygen, which can act as an electron trapping center, playing an important role in determining the IPD electrical properties. The results apparently demonstrate Al<sub>2</sub>O<sub>3</sub> IPD with surface nitridation and optimized PDA temperature can effectively reduce charge transfer between CG and FG, better retention and disturb characteristics are expected by replacing ONO IPD to Al<sub>2</sub>O<sub>3</sub> IPD. MOCVD Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> IPD are investigated in order to further promote  $Q_{BD}$  of RS Al<sub>2</sub>O<sub>3</sub> IPD. The  $Q_{BD}$  can be significantly improved as well as reduced leakage current density, enhanced breakdown voltage and effective breakdown field by using MOCVD replacing RS. As thin as 5nm and 3nm EOT of Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> IPD is suitable to meet the requirement of 45nm and 32nm generation stacked-gate flash memories, respectively.

## Acknowledgements

There are many people to whom I owe a special word of thanks for their help to make my graduate studies possible. First, I would like to extend my sincere appreciation to Professor Jen-Chung Lou and Dr. Chao-Hsin Chien, my research advisors, for their guidance and assistance enabled the completion of this research. I am most grateful to them for providing me considerable freedom in directing my research. I would also like to thank Dr. Jeng Gong, Dr. Jenn-Gwo Hwu, Dr. Shui-Jinn Wang, Dr. Kwo-Ming Chang, Dr. Ming-Jer Chen, Dr. Tseung-Yuen Tseng and Dr. Bing-Yue Tsui for reading this thesis and serving on my oral examination committee. I am grateful to them for giving valuable criticism and suggestions for improving the exposition of the material in this dissertation.

I am indebted to the many professional and friendly staff members in National Nano-Devices Laboratories. I would like to thank my classmates Dr. Ching-Wei Chen, Mr. Wen-Tai Lu and junior classmates Mr. Shin-Chang Chen, Mr. Yen-Ting Chen and Mr. Tsung-Han Li for their useful discussions and suggestions. Special appreciation is also extended to Mei-Ling Fan and her parents, brother and sister for their kindly supported and encouraged me.

Finally, I would like to express my greatest appreciation to my parents, brother and sister who have supported and encouraged me through the years. Their love has always been the motive power to make me move forward and stay positive.

# Contents

Abstract (in Chinese)	I
Abstract (in English)	IV
Acknowledgements	VIII
Contents	IX
Table Captions	XIII
Figure Captions	XV

Chapt	er 1 Introduction	1
1.1	Background	1
1.2	Motivation	4
1.3	Organization of the Dissertation	6
	1896 JUL	

# Chapter 2 Characteristics and Reliabilities of Sub-3nm High Temperature

		l	NO-Annealed Nitrided Oxides	11
2.1	Int	rod	uction	11
2.2	Ex	per	imental Details	12
2.3	Re	esult	ts and Discussions	13
2.	3.1	Ac	ccurate Models for Oxide Thickness Extraction	13
	2.3.1	1.1	Corrected Two-Frequency Method for High Leakage Dielectrics	13
	2.3.1	1.2	Quantum Confinement Effect Correction	14
	2.3.1	1.3	Extract Tox using Accumulation Direct-Tunneling Currents	16
2.	3.2	Ba	asic Characteristics of Sub-3nm NO-Annealed Nitrided Oxides	17
2.2	3.3	Re	eliability Characteristics of Sub-3nm NO-Annealed Nitrided	

	Oxides	18
2.4	Summary	20

# Chapter 3 Characteristics and Reliabilities of Sub-3nm Nitrided Oxides

	with Nitrogen-Implanted Silicon Substrates	. 33
3.1	Introduction	33
3.2	Experimental Details	34
3.3	Results and Discussions	35
3.3	B.1 Basic Characteristics of Sub-3nm NIS Nitrided Oxides	35
3.3	8.2 Reliability Characteristics of Sub-3nm NIS Nitrided Oxides	37
3.4	Summary	40
	JULI BOARD	

Chapter 4	4 Simulated Characteristics of Stacked-gate Flash Memories	
	with Inter-Poly High-ĸ Dielectrics	53
4.1 Int	roduction	53
4.2 Sir	nulation Details	54
4.3 Re	sults and Discussions	55
4.3.1	Basic Characteristics of Flash Memories with High- $\kappa$ IPDs and SiO_2	
	TOX	55
4.3.2	Program/Erase Characteristics of Flash Memories with High- $\kappa$ IPDs and	
	SiO <sub>2</sub> TOX	58
4.4 Su	mmary6	51

Chapte	er 5 Simulated Characteristics of Stacked-Gate Flash Memories
	with HfO <sub>2</sub> IPD and High-κ Tunnel Dielectrics
5.1	Introduction

5.2	Sir	nulation Details	74
5.3	Re	sults and Discussions	75
5.3	3.1	Basic Characteristics of Flash Memories with $HfO_2$ IPD and High- $\kappa$	
		TDs	75
5.3	3.2	Program/Erase Characteristics of Flash Memories with HfO <sub>2</sub> IPD and	
		High-к TDs	76
5.4	Su	mmary	79

# Chapter 6 Study of Surface NH<sub>3</sub> Nitridation on the Trapping Characteristics and Dielectric Reliabilities of Al<sub>2</sub>O<sub>3</sub> IPD 89 6.1 Introduction 89 6.2 Experimental Details 91 6.3 Results and Discussions 92 6.3.1 Investigation of Surface NH<sub>3</sub> Nitridation Effects on the RS Al<sub>2</sub>O<sub>3</sub> IPD 92 6.3.2 Conduction Mechanism of the RS Al<sub>2</sub>O<sub>3</sub> IPD 95 6.3.3 Polarity Dependence of the RS Al<sub>2</sub>O<sub>3</sub> IPD 96

6.4	Summary	 98

Chapter 7		Effects of PDA Temperature on the Electrical Properties of Al <sub>2</sub> O <sub>3</sub>				
		IPD with NH <sub>3</sub> Nitridation	. 109			
7.1	Intro	oduction	. 109			
7.2	Exp	erimental Details	. 110			
7.3	Rest	ults and Discussions	111			
7.3	3.1	The Effects of Post-Deposition Temperature Annealing on the				
	]	RS Al <sub>2</sub> O <sub>3</sub> IPD	111			
7.3	3.2	Conduction Mechanism of the RS Al <sub>2</sub> O <sub>3</sub> IPD	113			

7.	3.3	Physic	cal Evidences	s of the O	ptimized	900°C PI	DA		116
71	Su	mmora							110
1.4	Su	iiiiiai y	•••••	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • •	•••••		•••••	119

# Chapter 8 Thickness Scaling and Reliability Improvement of High-κ IPD for

	Next Decade Stacked-Gate Flash Memories	131
8.1	Introduction	131
8.2	Experimental Details	132
8.3	Results and Discussions	133
8.4	Summary	135

Chapt	ter 9 Conclusions and Recommenda	ations for Future Works
91	Conclusions	130
2.1		
9.2 Refer	Recommendations for Future Works	96 JUL
KUU		14.
Vita		
Public	cation List	

# **Table Captions**

### **Chapter 1**

Table 1.1 Materials properties of high-κ dielectrics, Al<sub>2</sub>O<sub>3</sub>, ZrO<sub>2</sub> and HfO<sub>2</sub>.

#### Chapter 2

- Table 2.1 Comparison of thickness extraction from various methods of NO-annealed and  $N_2$ -annealed GOX.
- Table 2.2 Flat-band voltages and interface state densities of NO- and  $N_2$ -annealed GOX.

#### Chapter 3

- Table 3.1 Experimental conditions of nitrided gate oxides formed by pre-oxidationNIS and post-oxidation NO-annealing.
- Table 3.2 Flat-band voltages and interface state densities of NO- and N<sub>2</sub>-annealed NIS nitrided oxides.
- Table 3.3 Thickness and dielectric constant variation for NO- and N<sub>2</sub>-annealed NIS nitrided oxides.

#### **Chapter 4**

- Table 4.1 Dielectric constants and conduction band offsets with respect to Si of the IPD materials with fixed  $SiO_2$  TOX for simulated stacked-gate flash memories.
- Table 4.2 Operation voltage reduction of stacked gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX.

- Table 5.1 Dielectric constants and conduction band offsets with respect to Si of the TD materials with fixed HfO<sub>2</sub> IPD for simulated stacked-gate flash memories.
- Table 5.2 Operation voltage reduction of stacked gate flash memories with  $HfO_2$  IPD and high- $\kappa$  TDs.

#### Chapter 6

Table 6.1 EOT, Poly-I surface roughness and 63%-failure  $Q_{BD}$  values of the 800°C-annealed Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with and without surface NH<sub>3</sub> nitridation.

#### **Chapter 7**

- Table 7.1 EOT, Poly-I surface roughness and 63%-failure  $Q_{BD}$  values of the  $Al_2O_3$  inter-poly capacitors with surface  $NH_3$  nitridation under positive and negative CCS at various PDA temperatures in  $O_2$  ambient. Due to the extremely large leakage current, the corresponding EOT and 63%-failure  $Q_{BD}$  values of the as-deposited  $Al_2O_3$  inter-poly capacitors can not be determinable.
- Table 7.2  $\kappa$ -value, interfacial layer thickness and extracted barrier heights of the Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with surface NH<sub>3</sub> nitridation at various PDA temperatures in O<sub>2</sub> ambient.

- Table 8.1Deposition conditions and EOT of the various IPDs deposited either by<br/>LPCVD, RS or MOCVD.
- Table 8.2 Breakdown voltage, effective breakdown field and 63%-failure  $Q_{BD}$  values of the various IPDs deposited either by LPCVD, RS or MOCVD.

# **Figure Captions**

#### Chapter 1

- Fig. 1.1 Scaling limits of various gate dielectrics as a function of the technology specifications for low stand-by power technologies.
- Fig. 1.2 Leakage current density and EOT projection of nitrided oxides from ITRS roadmap 2003.

- Fig. 2.1 The *C-V* curves of the 19Å NO-annealed GOX. Inset shows corrected *C-V* curves by two-frequency method.
- Fig. 2.2 Extracted dielectric constants of NO- and N<sub>2</sub>-annealed GOX. NO-annealed GOX has higher dielectric constant than N<sub>2</sub>-annealed GOX.
- Fig. 2.3 Extracted oxide thickness variations between DTIV and QMCV of NOand N<sub>2</sub>-annealed GOX. Both DTIV and QMCV thickness show highly agreement with TEM thickness.
- Fig. 2.4 Direct tunneling current density of 19Å and 22Å NO- and N<sub>2</sub>-annealed GOX. NO-annealing does not deteriorate leakage current.
- Fig. 2.5 (a) Normalized *C-V* curves of 19Å and 22Å NO- and N<sub>2</sub>-annealed GOX.
  (b) Magnify (a) for clearly comparison between NO- and N<sub>2</sub>-annealed GOX. NO-annealing exhibits negative flat-band voltage shift and slightly increases interface state density.
- Fig. 2.6 (a) XPS nitrogen depth profiles (b) nitrogen peak concentrations of NO-annealed nitrided oxides varied with initial oxide thickness.NO-annealing piles-up nitrogen near the interface and more N incorporates as oxide thickness decreasing.
- Fig. 2.7 SILC characteristics of 19Å NO- and N<sub>2</sub>-annealed GOX at -3.8V CVS for 100sec. Maximum current increment after CVS occurs near flat band region.
- Fig. 2.8 (a) SILC characteristics (b) transient hole-trapping behavior of 22Å NOand N<sub>2</sub>-annealed GOX at -4V CVS. NO-annealing can suppress both hole-trapping and maximum trap generation rate occurred near flat-band region during constant voltage stress.
- Fig. 2.9 Maximum trap generation rate of 22Å  $N_2$  and NO-annealed GOX stressed at (a) -4V constant voltage stress (b) -20 mA/cm<sup>2</sup> constant current stress.

NO-annealing can reduce hole-trap generation rate during both voltage and current stress.

- Fig. 2.10 (a) TDDB Weibull plots of 19Å and 22Å N<sub>2</sub>- and NO-annealed GOX at -4.3V CVS. (b) Q<sub>BD</sub> Weibull plots of 22Å N<sub>2</sub>- and NO-annealed GOX at -20 mA/cm<sup>2</sup> CCS. NO-annealed nitrided oxides exhibits higher stress immunity than N<sub>2</sub>-annealed oxides.
- Fig. 2.11 The HRTEM cross-sectional images of 22Å (a) N<sub>2</sub>- and (b) NO-annealed GOX. NO-annealing has smoother interface than N<sub>2</sub>-annealing.
- Fig. 2.12 Plots of weibull slope of 19Å and 22Å N<sub>2</sub>- and NO-annealed GOX. NO-annealing clearly enhances Weibull slope.
- Fig. 2.13 10-year lifetime projection of 19Å and 22Å N<sub>2</sub>- and NO-annealed GOX. Inset also indicates voltage acceleration factors.

- Fig. 3.1 Plots of high frequency C-V curves of 22Å (a) N<sub>2</sub>-annealed (b) NO-annealed NIS nitrided oxides. Significant oxidation rate retardation is inspected as NIS dosage larger than  $1 \times 10^{14}$  cm<sup>-2</sup>. As NIS dosage larger than  $1 \times 10^{15}$  cm<sup>-2</sup>, clear V<sub>FB</sub> shift and D<sub>it</sub> increment is observed.
- Fig. 3.2 (a) Oxide thickness (b) dielectric constant as a function of nitrogen dosage implanted into the silicon substrate before oxidation. Dielectric constant increases from 3.9 to 4.6 for NO-annealed NIS nitrided oxides with heavy implantation dosage.
- Fig. 3.3 Direct tunneling leakage current density as a function of gate voltages of 22Å (a) N<sub>2</sub>-annealed (b) NO-annealed NIS nitrided oxides. Direct tunneling leakage current density is strongly dependent on the dosage of nitrogen implanted into Si substrate..
- Fig. 3.4 (a) XPS depth profiles of 22Å NO-annealed nitrided oxides with  $4 \times 10^{15}$  cm<sup>-2</sup> NIS. Evidence of Si<sub>3</sub>N<sub>4</sub>-like interface is observed. (b) SIMS nitrogen depth profiles of 30Å NO-annealed NIS nitrided oxides. NIS incorporates uniform nitrogen distribution in the bulk.
- Fig. 3.5 SILC characteristics of 22Å (a) N<sub>2</sub>-annealed (b) NO-annealed NIS nitrided oxides at -4V CVS for 100sec. Maximum current increase after CVS occurs near flat band region. Increased SILC is negligible for  $1 \times 10^{15}$  cm<sup>-2</sup> NIS nitrided oxides.
- Fig. 3.6 (a) Transient hole-trapping behaviors (b) maximum trap generation rates of 22Å NO-annealed NIS nitrided oxides at -20 mA/cm<sup>2</sup> constant current stress. NIS nitrided oxides with  $1 \times 10^{15}$  cm<sup>-2</sup> dosage has negligible trap

generation rate for both CVS and CCS.

- Fig. 3.7 (a)  $t_{BD}$  Weibull distribution (b) Weibull slopes of 22Å NO-annealed NIS nitrided oxides under -4.3V constant voltage stress. The reliability of NIS nitrided oxides is substantially relied on NIS dosage,  $t_{BD}$  and Weibull slope are increased only for NIS nitrided oxides with  $1 \times 10^{15}$  cm<sup>-2</sup> dosage.
- Fig. 3.8 The HRTEM cross-sectional images of  $22\text{\AA}$  N<sub>2</sub>-annealed NIS nitrided oxides. (a) without NIS (b)  $10^{13}$  cm<sup>-2</sup> (c)  $10^{14}$  cm<sup>-2</sup> (d)  $10^{15}$  cm<sup>-2</sup>. Sample with  $10^{15}$  cm<sup>-2</sup> NIS not only smoothes interface but also reduces physical thickness.
- Fig. 3.9 The HRTEM cross-sectional images of 22Å NO-annealed NIS nitrided oxides. (a) without NIS (b)  $10^{13}$  cm<sup>-2</sup> (c)  $10^{14}$  cm<sup>-2</sup> (d)  $10^{15}$  cm<sup>-2</sup>. Sample with  $10^{15}$  cm<sup>-2</sup> NIS not only smoothes interface but also reduces physical thickness.
- Fig. 3.10 Substrate surface roughness of NO-annealed NIS nitrided oxides after dielectrics removal by diluted HF solution. Evidence of smooth interface is revealed for samples with 10<sup>15</sup> cm<sup>-2</sup> NIS and post-oxidation NO annealing.

- Fig. 4.1 (a) Simulated 0.45μm n-channel device structure (b) equivalent electrical model of stacked-gate flash memories with several high-κ IPDs and TDs. Asymmetry source/drain junction for enhanced source-side erasing efficiency. Programming by either CHE or CFN injection; erasing by SFN erasing.
- Fig. 4.2 (a) IPD (b) TOX electric field as a function of control gate voltages of erased state stacked-gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX under V<sub>D</sub> = V<sub>B</sub> = V<sub>S</sub> = -9.0V. High- $\kappa$  IPDs can reduce IPD electric field as well as enhance TOX electric field.
- Fig. 4.3 (a) Linear region (b) saturation region transfer characteristics of stacked-gate flash memories with high-κ IPDs and SiO<sub>2</sub> TOX. High-κ IPDs can increase drive-in current as well as enhance gate control ability, especially at high drain voltage.
- Fig. 4.4 Output characteristics of stacked-gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX at (V<sub>GS</sub> V<sub>TH</sub>) = 10V.
- Fig. 4.5 Substrate current of stacked-gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX. Maximum substrate current is independent of the  $\kappa$ -values.
- Fig. 4.6 (a) CHE current injected to FG ( $I_{FG}$ ) (b) CHE injection efficiency (defined as  $I_{FG}/I_{DS}$ ) as a function of control gate voltages of stacked-gate flash

memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX. High- $\kappa$  IPDs slightly enhance injection efficiency than ONO IPD, but not significantly.

- Fig. 4.7 CHE programming time as a function of control gate voltages of stacked-gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX.
- Fig. 4.8 CFN current injected to FG as a function of control gate voltages of stacked-gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX.
- Fig. 4.9 CFN programming time as a function of control gate voltages of stacked-gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX. Significant improvement in CFN programming speed for high- $\kappa$  IPDs is indicated.
- Fig. 4.10 (a) Absolute IPD (b) TOX electric field as a function of control gate voltages of programmed state stacked-gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX under V<sub>S</sub> = 5.0V. Drain and substrate terminals are floating. High- $\kappa$  IPDs can reduce IPD electric field as well as enhance TOX electric field.
- Fig. 4.11 Band diagrams of programmed state flash memories at the outset of erase for (a) high- $\kappa$  IPDs and (b) ONO IPD.
- Fig. 4.12 SFN current ejected from FG of stacked-gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX under V<sub>S</sub> = 5.0V, floated drain and substrate terminal.
- Fig. 4.13 SFN erasing time of stacked-gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX. High- $\kappa$  IPDs crucially improve SFN erasing speed.



- Fig. 5.1 (a) IPD (b) TD electric field as a function of control gate voltages of erased state stacked-gate flash memories with  $HfO_2$  IPD and high- $\kappa$  TDs under  $V_D = V_B = V_S = -9.0V$ . High- $\kappa$  TDs can increase IPD electric field as well as reduce TD electric field.
- Fig. 5.2 (a) Linear region (b) saturation region transfer characteristics of stacked-gate flash memories with HfO<sub>2</sub> IPD and high-κ TDs. The flash memories with HfO2 IPD and high-κ TDs not only depict the degraded subthreshold swing but also exhibit significantly large off-state current.
- Fig. 5.3 Output characteristics of stacked-gate flash memories with  $HfO_2$  IPD and high- $\kappa$  TDs.
- Fig. 5.4 Substrate current of stacked-gate flash memories with  $HfO_2$  IPD and high- $\kappa$  TDs. Maximum substrate current is substantially dependent of the  $\kappa$ -values of TDs.
- Fig. 5.5 (a) CHE current injected to FG (b) CHE injection efficiency as a function

of control gate voltages of stacked-gate flash memories with HfO<sub>2</sub> IPD and high- $\kappa$  TDs at V<sub>DS</sub> = 5.0V. Flash memories with high- $\kappa$  TDs dramatically enhance injection efficiency than SiO<sub>2</sub> TOX.

- Fig. 5.6 CHE programming time as a function of control gate voltages of stacked-gate flash memories with HfO<sub>2</sub> IPD and high- $\kappa$  TDs at V<sub>DS</sub> = 5.0V.
- Fig. 5.7 CFN current injected to FG as a function of control gate voltages of stacked-gate flash memories with  $HfO_2$  IPD and high- $\kappa$  TDs at  $V_{DS} = 5.0V$ .
- Fig. 5.8 CFN programming time as a function of control gate voltages of stacked-gate flash memories with  $HfO_2$  IPD and high- $\kappa$  TDs at  $V_D = V_B = V_S = -9.0V$ . Obvious degradation in CFN programming speed for high- $\kappa$  TDs is indicated.
- Fig. 5.9 (a) Absolute IPD (b) TD electric field as a function of control gate voltages of programmed state stacked-gate flash memories with  $HfO_2$  IPD and high- $\kappa$  TDs under  $V_S = 5.0V$ . Drain and substrate terminals are floating. High- $\kappa$  TDs would increase IPD electric field as well as reduce TD electric field.
- Fig. 5.10 SFN current ejected from FG of stacked-gate flash memories with HfO<sub>2</sub> IPD and high- $\kappa$  TDs under V<sub>s</sub> = 5.0V, floated drain and substrate terminal.
- Fig. 5.11 SFN erasing time of stacked-gate flash memories with HfO<sub>2</sub> IPD and high-κ TDs. High-κ TDs crucially deteriorate SFN erasing speed.



- Fig. 6.1 Cross-sectional view of  $Al_2O_3$  inter-poly capacitor with surface  $NH_3$  nitridation and post-deposition oxygen annealing.
- Fig. 6.2 Key process steps of  $Al_2O_3$  inter-poly capacitor with surface  $NH_3$  nitridation and post-deposition oxygen annealing.
- Fig. 6.3 (a) *J-E* characteristics (b) *C-V* curves of 800°C-annealed Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with and without surface NH<sub>3</sub> nitridation under both polarities. Surface nitridation is beneficial in thinning EOT and lowering leakage current density compared to samples without nitridation.
- Fig. 6.4 High resolution TEM images of  $Al_2O_3$  inter-poly capacitors after  $800^{\circ}C$  annealing (a) with (b) without surface  $NH_3$  nitridation. Physical thickness of  $Al_2O_3$  IPD is estimated to be 8.5 nm. Samples with  $NH_3$  nitridation can effectively reduce interfacial layer growth and smooth interface roughness.
- Fig. 6.5 Leakage current density Weibull distributions at 3 MV/cm and 8 MV/cm of  $800^{\circ}$ C-annealed Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with and without NH<sub>3</sub>

nitridation under (a) positive  $V_G$  (b) negative  $V_G$ . Surface  $NH_3$  nitridation can effectively reduce low and high field leakage current under both polarities.

- Fig. 6.6 Effective breakdown field Weibull distributions of 800°C-annealed Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with and without NH<sub>3</sub> nitridation in both polarities.
- Fig. 6.7 Dielectric relaxation current of 800°C-annealed Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with and without NH<sub>3</sub> nitridation in both polarities.
- Fig. 6.8 (a) Curves of gate voltage shift (b) Q<sub>BD</sub> Weibull plots of Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors after 800°C annealing with and without surface NH<sub>3</sub> nitridation under constant current stress. Samples with NH<sub>3</sub> nitridation can suppress electron-trapping generation and increase Q<sub>BD</sub>.
- Fig. 6.9 (a) Measuring temperature dependence of leakage current density (b)
   Fowler-Nordheim tunneling fitting of Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors after 800°C annealing with and without surface NH<sub>3</sub> nitridation.
- Fig. 6.10 AFM images (5μm×5μm) of the poly-I surface before Al<sub>2</sub>O<sub>3</sub> IPD deposition (a) with (b) without surface NH<sub>3</sub> nitridation, and after 800°C O<sub>2</sub> annealing (c) with (d) without surface NH<sub>3</sub> nitridation. Surface nitridation can eliminate surface roughness apparently.
- Fig. 6.11 AES depth profiles of Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors after 800°C annealing with and without surface NH<sub>3</sub> nitridation. Surface nitridation clearly suppresses interfacial Al, O and Si inter-diffusion.

44000

- Fig. 7.1 (a) *C-V* curves (b) *J-E* characteristics of Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with surface NH<sub>3</sub> nitridation annealed at 800°C to 1000°C in O<sub>2</sub> ambient. Al<sub>2</sub>O<sub>3</sub> inter-poly capacitor with 900°C PDA in O<sub>2</sub> ambient is beneficial in scaling EOT and suppressing low-field leakage current density.
- Fig. 7.2 (a) As-fabrication trap densities evaluation at 2 MV/cm constant voltage stress (CVS) (b) dielectric relaxation current of Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with surface NH<sub>3</sub> nitridation annealed at 800°C to 1000°C in O<sub>2</sub> ambient. Al<sub>2</sub>O<sub>3</sub> inter-poly capacitor with 900°C PDA in O<sub>2</sub> ambient can reduce as-fabricated trap densities.
- Fig. 7.3 (a) Curves of gate voltage shift (b) Q<sub>BD</sub> Weibull plots of Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with surface NH<sub>3</sub> nitridation annealed at 800°C to 1000°C in O<sub>2</sub> ambient under constant current stress. Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with optimized 900°C PDA can suppress electron-trapping and increase Q<sub>BD</sub>.
- Fig. 7.4 K-value and IL thickness extraction of Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with

surface NH<sub>3</sub> nitridation annealed at 800°C to 1000°C in O<sub>2</sub> ambient.

- Fig. 7.5 Temperature dependence of gate current density at 6 MV/cm of  $Al_2O_3$  inter-poly capacitors with surface  $NH_3$  nitridation annealed at 800°C to  $1000^{\circ}C$ .
- Fig. 7.6 (a) Centroid of trapped charges (b) trapped charge density of  $Al_2O_3$  inter-poly capacitors with surface  $NH_3$  nitridation annealed at  $800^{\circ}C$  to  $1000^{\circ}C$  in  $O_2$  ambient under constant current stress.  $Al_2O_3$  inter-poly capacitors with optimized 900°C PDA can suppress electron trapping rate below  $10^{-4}$ .
- Fig. 7.7 Band diagrams of Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with surface NH<sub>3</sub> nitridation under (a) positive (b) negative gate voltage biased to the Poly-II. Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors at negative polarity show less electron trapping and gate voltage shift.
- Fig. 7.8 (a) XPS binding energy spectrum (b) corresponding XPS binding energy spectrum after arranging to the equivalent background signal for the O 1s and Al 2p signals as a function of PDA temperatures with C 1s calibration at 284.5 eV. The binding energy of O and Al signals is strongly dependent on PDA temperature.
- Fig. 7.9 Al and O atomic concentrations extracted from XPS as a function of PDA temperatures with C 1s calibration at 284.5 eV.
- Fig. 7.10 Weibull plots of effective breakdown field of  $Al_2O_3$  inter-poly capacitors with surface NH<sub>3</sub> nitridation annealed at 800°C to 1000°C in O<sub>2</sub> ambient.
- Fig. 7.11 AFM images (5μm×5μm) of the poly-I surface of Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with surface NH<sub>3</sub> nitridation for (a) as-deposited (b) 800°C (c) 900°C (d) 1000°C PDA in O<sub>2</sub> ambient. Surface roughness becomes more severe as PDA temperature increasing.
- Fig. 7.12 XRD spectra for aluminum oxide on Si(100). Al<sub>2</sub>O<sub>3</sub> IPD is crystallized while PDA temperature larger than  $900^{\circ}$ C.
- Fig. 7.13 AES depth profiles of  $Al_2O_3$  IPD with surface NH<sub>3</sub> nitridation annealed at  $800^{\circ}$ C to  $1000^{\circ}$ C in O<sub>2</sub> ambient. The signal of N is magnified by 5 times.

- Fig. 8.1 Current density at 5V as a function of EOT for various IPDs. High-κ IPDs can reduce leakage current larger than 1-order of magnitude.
- Fig. 8.2 Breakdown voltage as a function of EOT for various IPDs. High-κ IPDs exhibits higher breakdown voltage than TEOS IPD.

- Fig. 8.3 Effective breakdown field as a function of EOT for various IPDs. High-κ IPDs exhibits higher breakdown field than TEOS IPD.
- Fig. 8.4 Charge-to-breakdown as a function of EOT for various IPDs. High- $\kappa$  IPDs exhibits higher  $Q_{BD}$  than TEOS IPD.



## **CHAPTER 1**

# Introduction

#### 1.1 Background

The rapid progress of complementary metal-oxide-semiconductor (CMOS) integrated circuit technology since the late 1980's has enabled the Si-base microelectronics industry to simultaneously meet several technological requirements to fuel market expansion. These requirements include performance (speed), low static (off-state) power and a wide range of power supply and output voltages [1]. This has been accomplished by developing the ability to perform a calculated reduction of the dimensions of the fundamental active device in the circuit, following the "Moore's law", doubling about every two or three years since about 1980 [2]-[4]. The result has been a dramatic expansion in technology and communications markets including the market associated with high-performance microprocessors as well as low static-power applications, such as wireless systems.

It can be argued that the key element enabling the scaling of the Si-based metal-oxide-semiconductor field effect transistor (MOSFET) is the materials and resultant electrical properties associated with the dielectric employed to isolate the transistor gate from the Si channel for decades: silicon dioxide (SiO<sub>2</sub>). The use of amorphous, thermally grown SiO<sub>2</sub> as a gate dielectric offers several key advantages in CMOS processing including a stable (thermodynamically and electrically),

high-quality Si-SiO<sub>2</sub> interface as well as superior electrical isolation properties. In modern CMOS processing, defect charge densities are on the order of  $10^{10}$  cm<sup>-2</sup>, midgap interface state densities are ~  $10^{10}$  cm<sup>-2</sup>eV<sup>-1</sup> and hard breakdown fields of 15 MV/cm are routinely obtained and are therefore expected regardless of the device dimensions. These outstanding electrical properties clearly present a significant challenge for any alternative gate dielectric candidate [5], [6].

Over the years, there have been several major evolutions in silicon digital logic technology. CMOS technology has become the most popular digital logic technology for all IC industry, owing to its low standby power dissipation and scaling properties. Oxide thickness scaling has long been recognized as one of major keys for devices scaling. High drive current and thereby improved device performance can be achieved by reducing oxide thickness. It suggests that at the current rate of progress, Fig. 1.1 stresses the urgent need for a nitrided oxides (SiO<sub>x</sub>N<sub>y</sub>) and high dielectric constant ( $\kappa$ ) gate dielectrics for low stand-by power application after the year 2002 and 2006, respectively [7]. Besides, the direct tunneling current increases exponentially by about one order of magnitude for every 0.2nm ~ 0.3nm reduction in oxide thickness. This additional leakage current not only causes increased power dissipation but also may affect the circuit functionality due to the decreased operation margins.

For this reason, several alternative materials for silicon dioxide are currently being investigated. Ultrathin nitrided oxides are the leading candidates to replace pure  $SiO_2$  [8]-[14]. Figure 1.2 shows the expected equivalent oxide thickness (EOT) trends from the published 2003- ITRS roadmap. It suggests nitrided oxides can extend  $SiO_2$ limitation to 2006 without massive change in production technologies. Nitrided oxides exhibit several properties superior to those of conventional thermal  $SiO_2$ , the more important being suppression of boron penetration from the poly-Si gate and enhanced reliability. Nitrogen also reduces hot-electron-induced degradation [15]. The dielectric constant of the oxynitride increases linearly with the percentage of nitrogen from  $\kappa$  (SiO<sub>2</sub>) = 3.9 to  $\kappa$  (Si<sub>3</sub>N<sub>4</sub>) = 7.8 [16], though one should note that most SiO<sub>x</sub>N<sub>y</sub> films grown currently by thermal methods are lightly doped with N (< 10 at.%) and therefore have a dielectric constant only slightly higher than that of pure SiO<sub>2</sub>. The other potential candidates to replace silicon dioxide are high- $\kappa$  materials, including aluminum oxide (Al<sub>2</sub>O<sub>3</sub>), hafnium oxide (HfO<sub>2</sub>) and zirconium oxide (ZrO<sub>2</sub>) etc [17]-[20]. The most benefic for high- $\kappa$  dielectrics is leakage current reduction by several orders of magnitude at the same EOT compared to SiO<sub>2</sub>. However, in device performance point of view, a suitable gate dielectric candidate should also meet the other requirements, including high thermal stability, high carrier mobility, small oxide charges, good stress immunity and CMOS compatible.

On the other hand, high- $\kappa$  dielectrics are paid much attention on the flash memory applications [21]-[27]. The thickness of inter-poly dielectric (IPD) and tunnel dielectric (TD) in stacked-gate flash memory had meet intrinsic limitation [28]. It is not sufficient to meet the stringent data retention requirement of IPD while applying thermal or CVD oxynitride technologies due to the unavoidable leakage current [29]-[32]. By increasing the floating gate coupling ratio, high- $\kappa$  IPD can lead to a high electric field across tunnel oxide (TOX) even at very low control gate voltage. For the tunnel dielectric engineering of stacked-gate flash memories, the issue is closely related to dielectric material selection itself. Flash tunnel dielectric has two roles. One is a barrier to suppress charge leakage under read and retention. Second role is a charge transfer path. In order to avoid trap-assisted tunneling via one trap site, the minimum TOX thickness of conventional FG structure will be limit to 8 nm. This limits the tunnel SiO<sub>2</sub> scaling and program/erase voltage reduction. Nitrided oxide have been intensively studied, but so far only 5 to 10 times improvement for low field leakage is achieved [33]. This is not enough, because it only achieves 1 nm reduction even with heavy nitridation.

To successfully employ the high- $\kappa$  IPD and TD into flash memory, one must take charge retention issues into consideration and make sure that the barrier height ( $\phi_B$ ) between Si and the new adopted high- $\kappa$  dielectrics should be larger than 1.5eV for effectively suppressing the loss of floating gate charges through electron thermal emission [33]. Usually, dielectrics with higher  $\kappa$  inherently have lower  $\phi_B$ . Therefore a trade-off between dielectric constant and barrier height is inevitably required in trying to implement the high- $\kappa$  dielectrics in flash memories.

#### **1.2 Motivation**



Recent publications suggest that the performance of CMOS-based devices depends on both the concentration and distribution of the nitrogen atoms incorporated into the gate dielectric [9]-[11], [34]-[36]. For example, excessive nitrogen at the interface may reduce peak carrier mobility in the channel of MOSFETs and may allow boron accumulation in the oxide, which, in turn, may result in device instabilities [34]. One possibility is an SiO<sub>x</sub>N<sub>y</sub> film with two nitrogen-enhanced layers: first, nitrogen at or near the Si/SiO<sub>x</sub>N<sub>y</sub> interface to improve hot-electron immunity, and second, an even higher nitrogen concentration at the SiO<sub>x</sub>N<sub>y</sub>/polysilicon interface, as this is where it can best be used to minimize the penetration of boron from the heavily doped  $p^+$  poly-gate electrode [37]. Thermal nitridation of SiO<sub>2</sub> in nitric oxide (NO) or nitrous oxide (N<sub>2</sub>O) is a commonly used method to incorporate nitrogen near the interface [37]-[39]. Although N<sub>2</sub>O processing similarity to O<sub>2</sub> permits N<sub>2</sub>O to replace oxygen in oxidation reactors/furnaces, oxynitridation in N<sub>2</sub>O is complicated by the fast gas-phase decomposition of the molecule into N<sub>2</sub>, O<sub>2</sub>, NO and O at typical oxidation temperatures, 800 - 1100°C [13]. Therefore, NO-annealing of an initial oxide is preferred to prepare nitrided oxide with sufficient concentration in a reasonable thermal cycle [9], [14], [36], [39]. Compared to N<sub>2</sub>O, oxynitridation in NO results in more nitrogen incorporation at equivalent temperatures [9], [40], [41]. In addition, NO oxynitrides exhibit lower leakage currents and interface defect densities, as well as improved electrical stress properties [9], [36], [40]. On the other hand, system-on-a-chip has gradually become the trend of CMOS technologies. As a result, circuit architecture and material reliability are both mixed into the design consideration. In these applications, minimizing process steps and forming thermally stable dual oxide thickness CMOSFETs are essential. One of the ways for reducing the number of process steps is to implant nitrogen into Si substrate in order to obtain two gate oxide thickness on the same thermal cycle [42], [43].

Recently, aluminum oxide (Al<sub>2</sub>O<sub>3</sub>) [17], [44]-[46] and hafnium oxide (HfO<sub>2</sub>) [20], [47]-[50] had been proved as promising candidates for the gate dielectrics of sub-0.1  $\mu$ m device due to their higher  $\kappa$ , relatively high  $\phi_B$  and superior thermal stability, shown in Table 1.1. Thanks to the high dielectric constant and high thermal stability, Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> are suitable to be integrated into stacked-gate flash memories. Nonetheless, the effects of these kinds of high- $\kappa$  dielectrics on flash memories are seldom investigated. To further realize the dielectric properties of these high- $\kappa$  dielectrics, some reliability issues such as breakdown field, charge trapping and temperature-dependence behaviors are extensively studied for both gate dielectric and flash memories applications.

#### **1.3 Organization of the Dissertation**

There are nine chapters in this dissertation. Chapter 1 shows the background and motivation for the application of the ultrathin nitrided oxides and high- $\kappa$  dielectrics.

In Chapter 2, the reliabilities of sub-3nm nitrided oxides formed by NO-annealing are shown. In our study, N atomic concentration is shown to depend on the initial oxide thickness, i.e., concentration increases as oxide thickness decreases, which was desired for the improvement of dielectric reliability in the ultra-thin thickness region. NO-annealing can achieve better SILC immunity for both constant voltage and constant current stress. Moreover, NO-annealing also improves interface smoothness and results in tighter TDDB distribution.

In Chapter 3, the reliabilities of sub-3nm nitrided oxides formed by nitrogen-implanted silicon substrate (NIS) are investigated. NIS dosage less than  $1 \times 10^{14}$  cm<sup>-2</sup> is helpless to oxidation rate suppression and degrades dielectric reliability simultaneously. On the contrary, samples with  $1 \times 10^{15}$  cm<sup>-2</sup> NIS not only can use to grow multiple oxide thickness to meet SOC requirement, but also improve stress immunity apparently. Nitrogen implantation also generates a uniform distribution nitrogen profile in the dielectric bulk, which can be used as an effective diffusion barrier to resist boron penetration. In conclusion, both NO-annealed and NIS nitrided oxides can improve dielectric reliability and are suitable to replace traditional SiO<sub>2</sub> at 0.13µm and beyond.

In Chapter 4, the program/erase performance of stacked-gate flash memory with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX are compared to ONO IPD. From MEDICI simulation, Al<sub>2</sub>O<sub>3</sub> IPD and HfO<sub>2</sub> IPD can increase gate-coupling ratio by 45% and 92%,

respectively. By 2-D MEDICI simulation, flash memories with high- $\kappa$  IPD clearly exhibit significant improvement in programming/erasing speed over those with conventional ONO IPD. Moreover, it is found that high- $\kappa$  IPD is more effective for the memories programmed/erased with Fowler-Nordheim (FN) tunneling rather than channel hot carrier (CHE) injection. Choosing HfO<sub>2</sub> as the IPD and using FN programming/erasing scheme, the operating voltage can be reduced 48% at a typical program time of 10 µs and 0.1 ms erasing time.

In Chapter 5, the program/erase performance of stacked-gate flash memory on the  $\kappa$ -value of tunnel dielectric are studied. The effect of high- $\kappa$  TD is quite different with high- $\kappa$  IPD. Due to the reduced gate coupling ratio, the programming/erasing speed of stacked-gate flash memories with high- $\kappa$  TD by using FN tunneling is helpless in operation voltage reduction. On the other hand, the increased electric field on HfO<sub>2</sub> IPD would produce excess charge loss and narrow the operation window between programmed and erased state. Although the electric field on high- $\kappa$  tunnel dielectrics is lower than SiO<sub>2</sub> TOX, enhanced impact ionization rate and lower electron barrier height contribute to higher CHE injection current and efficiency. Consequently, high- $\kappa$  TD is more effective for the memories programmed/erased with hot electron injection rather than FN tunneling. Due to the contrary improvement in programming/erasing schemes, high- $\kappa$  IPD and TD is suitable for next-generation NAND and NOR type stacked-gate flash memories, respectively.

In Chapter 6, the effects of surface ammonia (NH<sub>3</sub>) nitridation on inter-poly characteristics of reactive-sputtered (RS) Al<sub>2</sub>O<sub>3</sub> dielectrics are evaluated. With surface NH<sub>3</sub> nitridation, the formation of an additional layer with lower dielectric constant during post-annealing process can be significantly suppressed and reduced, compared to that without nitridation treatment. Furthermore, the presence of a thin Si-N layer

can make post-deposition annealing more effective in eliminating traps existing in the as-deposited films. As a result, a smoother interface and smaller electron trapping rate can contribute to the drastically reduced leakage current, enhanced breakdown field and  $Q_{BD}$  of Al<sub>2</sub>O<sub>3</sub> interpoly capacitors with surface NH<sub>3</sub> nitridation for both polarities.

In Chapter 7, the effects of post-deposition annealing (PDA) temperature on inter-poly characteristics of RS  $Al_2O_3$  dielectrics are examined. It was found that the electrical properties of  $Al_2O_3$  IPD strongly depend upon the PDA temperature. 900°C annealing is the best condition for the  $Al_2O_3$  IPD electrical characteristic in terms of leakage current, electron trapping rate and charge-to-breakdown. The XPS and AES analyses indicate that this consequence is closely related to the compositional changes and excess oxygen concentration when changing annealing temperature. The results apparently demonstrate  $Al_2O_3$  IPD with surface nitridation and optimized PDA temperature can effectively reduce charge transfer between CG and FG, better retention and disturb characteristics are expected by replacing ONO IPD to  $Al_2O_3$  IPD.

In Chapter 8, thickness scaling down and reliability promotion of next-decade suitable IPD are inspected. The results clearly indicates high- $\kappa$  IPDs, regardless of deposition tools, exhibits high potential to replace TEOS IPD. Moreover, MOCVD deposition demonstrates significant reliability improvement compared to RS deposition. As thin as 5nm and 3nm EOT of MOCVD-deposited Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> IPD is suitable to meet the requirement of 45nm and 32nm generation stacked-gate flash memories, respectively.

Finally, in Chapter 9, the conclusions are made and the recommendation describes the topics which can be further researched.

	High-к Dielectrics		
	Al <sub>2</sub> O <sub>3</sub>	ZrO <sub>2</sub>	HfO <sub>2</sub>
Bandgap (eV)	8.3	5.82	6.02
Barrier Height to Si (eV)	2.9	1.5	1.6
Dielectric Constant	9	~ 25	~ 25
Heat of Formation (Kcal/mol)	399	261.9	271
$\Delta G \text{ for Reduction}$ $(MO_x + Si \rightarrow M + SiO_x)$	63.4	42.3	47.6
Thermal expansion coefficient (10 <sup>-6 o</sup> K <sup>-1</sup> )	6.7 5 1	7.01	5.3
Lattice Constant (Å) (5.43 Å for Si)	4.7 - 5.2	5.1	5.11
Oxygen Diffusivity at 950°C (cm <sup>2</sup> /sec)	5×10 <sup>-25</sup>	1×10 <sup>-12</sup>	

Table 1.1 Materials properties of high- $\kappa$  dielectrics, Al<sub>2</sub>O<sub>3</sub>, ZrO<sub>2</sub> and HfO<sub>2</sub>.



Fig. 1.1 Scaling limits of various gate dielectrics as a function of the technology specifications for low stand-by power technologies [Ref. 7].



Fig. 1.2 Leakage current density and EOT projection of nitrided oxides from ITRS roadmap 2003.

## **CHAPTER 2**

# Characteristics and Reliabilities of Sub-3nm High Temperature NO-Annealed Nitrided Oxides

#### **2.1 Introduction**

In order for a MOSFET to behave as a transistor, the gate must exert greater control over the channel than the drain does, i.e., the gate to channel capacitance must be larger than the drain to channel capacitance. A simple model suggests

$$L_{\min} \alpha T_{ox} \times X_{j}^{1/3}$$
(2-1)

The scaling limit of  $T_{ox}$  is therefore of paramount importance. Besides suppressing the short channel effect, reducing  $T_{ox}$  improves drive current and generally but not always raises circuit speed.

The continuous shrinkage of device dimensions below a quarter-micron requires highly reliable ultra-thin dielectric films. In this thickness range, not only breakdown but also wearout of dielectric films is one of the key technological issues. As an alternative gate dielectric, nitrided oxides have drawn considerable attention due to their superior performance and reliability properties over conventional SiO<sub>2</sub> [12]-[14], [51]-[56]. On possible approach to form nitrided oxides was post-oxidation annealing, including ammonia (NH<sub>3</sub>), nitrous oxide (N<sub>2</sub>O) and nitric oxide (NO) annealing. NH<sub>3</sub> annealing will incorporate too large amount nitrogen into the gate oxide to reduce

carrier mobility, but simultaneously incorporate large amount of hydrogen into which will degrade hot carrier immunity [51]-[53]. N<sub>2</sub>O-annealing is another candidate for nitrogen incorporation, but requires a much higher thermal budget for sufficient nitrogen incorporation [12], [13], [54]. As a result, NO-annealing of an initial oxide is preferred to prepare nitrided oxide with sufficient concentration in a reasonable thermal cycle, considering the self-limiting nature of the growth proves in an NO ambient [13], [14], [55], [56].

In this chapter, characteristics and reliabilities of NO-annealed nitrided oxides are studied. Although NO-annealing will induce significant flat-band voltage shift and increase of the interface state density due to the pile-up of nitrogen near the interface, incorporation of nitrogen still can effectively suppress trap generation and improve time-to-breakdown and charge-to-breakdown.

#### **2.2 Experiment Details**

LOCOS isolated MOS capacitors were fabricated on p-type (100) silicon wafers. After forming LOCOS isolation, wafers were cleaned and HF dipped before oxidation. The gate dielectrics were grown at 750°C followed by either NO or N<sub>2</sub> annealing at 850°C for an hour. Then 1500Å polysilicon was deposited with in-situ doped phosphorus of  $2.5 \times 10^{20}$  cm<sup>-3</sup>. Dopants were then activated at 950°C for 30sec. After gate electrodes patterned and contact holes etched, aluminum metallization was done followed by sintering at 450°C in N<sub>2</sub> ambient.

Square or circular capacitors of different areas, ranging from  $2.5 \times 10^{-5}$  to  $1 \times 10^{-2}$  cm<sup>2</sup>, with LOCOS isolation are used to evaluate the gate oxide integrity. The physical

gate oxide thickness was determined by spectroscopic ellipsometer and compared with high-resolution transmission electron microscopy (HRTEM). The equivalent oxide thickness (EOT) was extracted by fitting the measured high-frequency capacitance-voltage (C-V) data from Hewlett-Packard (HP) 4284 LCR meter under an accumulation condition with quantum mechanical correction. The tunneling leakage current density-electric field (J-E) and the reliability characteristics of MOS capacitors were measured by semiconductor parameter analyzer HP4145A. Nitrogen depth profiles and compositions were analyzed by secondary ion mass spectroscopy (SIMS) and X-ray photoelectron spectroscopy (XPS). The micro-roughness of the wafer surface and the interface between nitrided oxides/silicon were detected by atomic force microscopy (AFM).

#### 2.3 Results and Discussions



#### 2.3.1 Accurate Models for Oxide Thickness Extraction

To meet the device requirement of the deep-submicron generation, the gate oxide thickness must be scaled down below 30Å. However, as oxide thickness scaled below 30Å, traditional *C-V* method is more and more difficult to extract the accurate oxide thickness due to large direct tunneling current and quantum confinement effect. There are several reports used to extract the physical oxide thickness [57]-[61]. Oxide thickness extraction using different methods was summarized in Table 2.1.

#### 2.3.1.1 Corrected Two-Frequency Method for High Leakage Dielectrics

Figure 2.1 shows C-V curves of 19Å NO-annealed GOX under 10kHz, 50kHz
and 100kHz measurement, a clear frequency dispersion was observed at the strong accumulation region due to series resistance ignoring [57]. Since capacitance is proportional to  $\frac{1}{f^2}$ , higher measurement frequency will decrease oxide capacitance. For example, 19Å NO-annealed GOX shows a 5% decrease in gate capacitance with 50kHz and 15% decrease with 100kHz, both comparing to 10kHz. The accurate model published by C.Hu [57] can eliminate this frequency-dependent capacitance measured at two different frequencies using (2-2) :

$$C = \frac{f_1^2 C_1' (1 + D_1'^2) - f_2^2 C_2' (1 + D_2'^2)}{f_1^2 - f_2^2}$$
(2-2)

where  $C_1'$ ,  $D_1'$  refer to the capacitance and dissipation factor  $(\frac{G}{2\pi fC})$  measured at the frequency  $f_1$  and  $C_2'$ ,  $D_2'$  refer to the capacitance and dissipation factor measured at the frequency  $f_2$ , respectively. Inset also shows the *C-V* curves after modification, dispersion between three frequencies was disappeared. Unless stated otherwise, all *C-V* curves used in this report are the modified 50kHz-100kHz curve.

#### 2.3.1.2 Quantum Confinement Effect Correction

As the channel length shrink, oxide thickness must be scaled to avoid severe short channel effect. However, when oxide thickness becomes thinner and the electric field becomes stronger, quantum confinement effect becomes more and more critical in the oxide thickness extraction. Quantum effect occurs when the vertical electric field is large enough to confine conduction carriers into the potential well at the surface, generates discrete band diagram. Since the capacitor structure was used in our experiments, only accumulation charge centroid is needed to be calculated. According to [58], charge centroid at strong accumulation region ( $X_{acc}$ ) can be calculated using eq. (2-3) :

$$X_{acc} = \frac{X_{2}}{1 + \left\{ \frac{\left| V_{G} - V_{FB} \right|}{\left[ 0.02 \left( T_{phys} + T_{\Delta} \right) \right]} \right\}^{0.6}}$$
(2-3)

where  $T_{\Delta}$  is determined to be 6Å from quantum simulation using heavily doped silicon,  $T_{phys}$  is the physical oxide thickness,  $X_2 = 10.8$  for electrons and  $X_2 = 13.5$ for holes.  $V_{FB}$  used in eq. (2-3) is roughly -1V since n<sup>+</sup> polysilicon gate electrode and p-type substrate are used. After fitting *C-V* (calculated from 50kHz-100kHz *C-V* curve) with  $X_{acc}$ ,  $T_{phys}$  (named QMCV) can be calculated as shown in Table 2.1.

Figure 2.2 compares the EOT and QMCV thickness extracted at  $V_G = -2V$  of NO- and N<sub>2</sub>-annealed GOX. The difference can be calculated by the following expression:

NO-annealed GOX : 
$$\Delta T_{ox} = -0.03 T_{TEM} + 7.5$$
 (Å) (2-4)

N<sub>2</sub>-annealed GOX : 
$$\Delta T_{ox} = -0.05 T_{TEM} + 8.1$$
 (Å) (2-5)

where  $T_{TEM}$  refers to the physical oxide thickness from HRTEM. The difference is about 7~8Å due to the quantum confinement effect. Otherwise, as oxide thickness decreases, the difference between EOT and QMCV will be more obvious since  $X_{acc}$ will contribute more significant portion in total oxide thickness. In addition, the model mentioned above is published for pure oxide, i.e., N<sub>2</sub>-annealed GOX in our experiment. It would be a little change in parameters fitting with nitrided oxide. Furthermore, post-oxidation NO-annealing will incorporate additional nitrogen into GOX and slightly increase the dielectric constant ( $\kappa$ ) from 4.0 to 4.2.

#### 2.3.1.3 Extract Tox using Accumulation Direct-Tunneling Currents

As oxide thickness shrinkage down to the direct-tunneling region, tunneling current will strongly dependent on the oxide thickness [62]. For example, tunneling current will be increased by 10 times as oxide thickness decreases from 22Å to 20Å. Therefore, using direct-tunneling current to extract oxide thickness becomes feasible solution. Since gate current in inversion mode is strongly dependent on the poly depletion effect (polysilicon doping concentration) and threshold shifts (substrate doping condition), using inversion gate current to determine oxide thickness becomes more difficult [59]. On the other hand, using accumulation gate current to determine oxide thickness is much easier since it will be independent on the poly depletion and the substrate condition. As a result, a simple model can be used to evaluate  $T_{ox}$  from accumulation gate current at different gate bias, (named DTIV):

For V<sub>G</sub> = -1.5V : 
$$T_{ox} = \frac{[10.1 - \log(J_G)]}{6.2}$$
 (2-6)

For 
$$V_G = -1V$$
:  $T_{ox} = \frac{[9.6 - \log(J_G)]}{6.5}$  (2-7)

where  $J_G$  is the accumulation gate current density united A/cm<sup>2</sup> and T<sub>ox</sub> united nm.

Figure 2.3 compares the physical oxide thickness extracting from QMCV and DTIV method with TEM thickness as the reference. As the oxide thickness thicker than 30Å, DTIV would become improper since the Fowler-Nordheim tunneling starts to contribute the leakage current, and the current dependence on oxide thickness becomes significantly weaker than direct-tunneling dominant region. Except for 30Å gate oxide, both the extracted QMCV and DTIV thicknesses reveal highly agreement with the TEM physical thickness.

#### 2.3.2 Basic Characteristics of Sub-3nm NO-Annealed Nitrided Oxides

As shown in Table 2.1, NO-annealed GOX always had thinner EOT and QMCV thickness than  $N_2$ -annealed GOX. Since NO-annealing will incorporate nitrogen into gate oxide and pile- up at SiO<sub>2</sub>/Si-sub interface [62]-[64], this will slightly increase the dielectric constant and result in thinner oxide thickness.

Figure 2.4 compares the magnitudes of direct tunneling current of both 19Å and 22Å N<sub>2</sub>- and NO-annealed GOX. The samples with NO-annealing do not introduce higher leakage current density than the control samples at higher electric field. In addition, small current peak can be observed in gate oxides due to traps assisted tunneling (TAT) at E < 1 MV/cm. After filling of the existed neutral traps with electrons, tunneling current will drop and return to the direct tunneling behavior. Figure 2.5(a) compares the normalized *C*-*V* curves of N<sub>2</sub>- and NO-annealed GOX. Slightly stretch-out and negative flat-band voltage shift ( $\Delta V_{FB}$ ) is observed for the samples with NO-annealing, which can be observed more clearly in Fig. 2.5(b).

Figure 2.6(a) shows XPS nitrogen distribution profiles of nitrided oxides after NO-annealing by XPS analyses. N is preferably piled up at the Si/dielectric interface with Si<sub>3</sub> $\equiv$ N bonds [65], [66]. Due to lower electronegativity of N compared to O, N incorporation causes an increase in positive fixed charges and thereby, lowers the V<sub>FB</sub>. Moreover, nitridation also increases interface state densities due to Si<sub>3</sub> $\equiv$ N bonding [62]. Figure 2.6(b) indicates the dependence between nitrogen peak concentration and initial oxide thickness. As the oxide thickness decreases, nitrogen will be incorporated more efficient because of less diffusion distance of NO gas [64]. Consequently, one can use the initial oxide thickness to control the peak nitrogen concentration at the same annealing condition. Moreover, as the oxide thickness less than 20Å, 850°C 60min NO-annealing may incorporate too much nitrogen and reduce carrier mobility

significantly. As a result, reduced thermal budget is necessary for such ultra-thin gate oxide annealing from device performance point of view. Table 2.2 summarizes  $V_{FB}$ and  $D_{it}$  extracted from *C-V* curves and in-line Quantox non-contact *C-V*, respectively. The results clearly indicate both  $\Delta V_{FB}$  and  $\Delta D_{it}$  increases as decreasing initial oxide thickness, which is strongly affected by nitrogen concentration, under the same post-oxidation NO-annealing.

#### 2.3.3 Reliability Characteristics of Sub-3nm NO-Annealed Nitrided Oxides

As the oxide thickness scales to the direct tunneling region, stress-induced leakage current (SILC) will become less and less significant because of insufficient energy of tunneling electrons, which will results in lower trap generation rate. In our experiment, all oxides had been measured using both constant voltage stress (CVS) and constant current stress (CCS). Figure 2.7 shows the J-V curves of 19Å gate oxides after -3.8V CVS for 100sec. The J-V curves of 22Å gate oxides after -4V CVS for 100sec is seen in Fig. 2.8(a). The most current increment after constant voltage stress occurs near -1V, i.e. flat-band voltage [67]. Since stress will generate extra interface state and bulk electron traps, leakage current will increase through tunneling via these traps. As the gate voltage increases from 0V to V<sub>FB</sub>, more and more amount of interface states are available for the electron tunneling from the gate after stress, thus more current increment is observed. As shown in the Fig. 2.7 and 2.8, both NO-annealed GOX have higher stress immunity than N<sub>2</sub>-annealed GOX which can be attributed to the formation of stronger Si<sub>3</sub>=N bonds near the SiO<sub>2</sub>/Si-substrate interface [62]-[64], [68]. Figure 2.8(b) compares hole trapping rate during CVS. It should be reminded that as the oxide thickness thinner than 50~60Å, only hole trapping can be observed during stress [63], [64], [68]. During voltage stress, the gate

current monotonic increase over time clearly indicates that only the hole trapping is occurred. NO-annealed GOX can effectively suppress hole trapping rates during CVS.

For going into details about reliability phenomenon, Fig. 2.9 demonstrates maximum trap generation rates (G<sub>trap</sub>) under both CVS and CCS with various injection charges used to compare the oxide quality of 22Å N<sub>2</sub>-annealed and NO-annealed GOX. The relationship between G<sub>trap</sub> and injection charges are parabolic, SILC will increase more rapidly and then tends to saturate until breakdown occurs. Regardless of constant voltage or current stress, NO-annealed GOX can effectively eliminate hole trapping generation compared to N<sub>2</sub>-annealed GOX due to stronger  $Si_3 \equiv N$  bonding, which is consistent with Fig. 2.8(b). Figure 2.10(a) compares the TDDB characteristics of 19Å and 22Å gate dielectrics stressed at -4.3V constant voltage stress. After Weibull plotting, NO-annealed GOX exhibits better t<sub>BD</sub> (time-to-breakdown) compared to N<sub>2</sub>-annealed GOX. The 63% accumulative failure rate for 19Å N<sub>2</sub>- and NO-annealed GOX are 149sec and 518sec, respectively. NO-annealed GOX improves larger than 3 times of t<sub>BD</sub> than N<sub>2</sub>-annealed GOX. While increasing initial oxide thickness to 22Å, the 63% accumulative failure rate for NOand N<sub>2</sub>-annealed GOX are 1600sec and 683sec, respectively. t<sub>BD</sub> improvement becomes smaller than thin oxide, but still larger than 2 times. Q<sub>BD</sub> Weibull distribution of 22Å gate dielectrics stressed at -20 mA/cm<sup>2</sup> constant current stress is shown in Fig. 2.10(b). The 63%-failure  $Q_{BD}$  for NO- and N<sub>2</sub>-annealed GOX are 42.4 C/cm<sup>2</sup> and 16.1  $C/cm^2,$  respectively. NO-annealing not only improves  $Q_{BD}$  larger than 2 times but also results in larger Weibull distribution slope ( $\beta$ ) under CCS, consistent with CVS results. The HRTEM images of N<sub>2</sub>- and NO-annealed GOX, as seen in Fig. 2.11, reveal NO-annealing can help to smooth interface roughness and reduce interfacial layer (IL) thickness [69], as well as forming stronger Si<sub>3</sub>=N bonding, we expect post-oxidation

NO-annealing will effectively improve dielectrics reliability characteristics.

Figure 2.12 compares  $\beta$  as function of dielectric thickness and stress voltage.  $\beta$  decreases with decreasing oxide thickness and increasing stress voltage [70]-[72]. In thin oxides, the conductive breakdown path consists of only a few traps and consequently there is a large statistical spread on the average density to form such a short path. In thick oxides, the breakdown path consists of a larger number of traps, and the spread on the trap density need to generate such a large path is smaller. This means that  $\beta$  as a function of oxide thickness is an intrinsic property of the degradation and breakdown mechanism. On the other hand, increasing stress voltage accelerates trap generation and has higher probability of forming conductive breakdown path. Moreover, NO-annealing also enhances  $\beta$  due to smoother interface and stronger Si<sub>3</sub>=N interface bonding. Figure 2.13 predicts the 10-year lifetime using 63% accumulative failure rate. Thanks to N incorporation, 19Å and 22Å NO-annealed nitrided oxides can sustain 10-year stressing time at V<sub>G</sub> = -2.5V and -2.8V, respectively, which can meet 0.15µm requirement [73]. Voltage acceleration factor ( $\gamma$ ) is also increased for NO-annealed nitrided oxides, as shown in the inset.

#### 2.4 Summary

According to SIA roadmap, the oxide thickness smaller than 20Å is necessary for deep sub-quarter micron devices. However, pure  $SiO_2$  can not meet the requirement due to the large tunneling current. In our study, N atomic concentration is shown to depend on the initial oxide thickness, i.e., with decreasing oxide thickness from 63Å to 22Å, the N concentration increases from 2.12 to 4.45 at.% in the interface, which was desired for the improvement of dielectric reliability in the ultrathin region. NO-annealing can achieve better SILC immunity for both constant voltage and constant current stress. Moreover, NO-annealing also improves interface smoothness and results in tighter TDDB distribution. Even after process optimization in the future, NO-annealing can be used to improve device performance more apparent, as predicting in mind. Although boron penetration is lack in our project, many studies have been shown the improvement of NO-annealing on pMOSFET performance. As a result, NO-annealed nitrided oxides can improve dielectric reliability and are suitable to replace traditional SiO<sub>2</sub> at  $0.13\mu$ m and beyond.



	Rudolph	DTIV		QMCV	TEM	Quantov	ЕОТ
	Kuuoipii	-1V	-1.5V	@ -2V	1 12101	Quantox	@ -2V
NO-30Å	30.6Å	25.7Å	25.4Å	33.9Å	33.7Å	33.7Å	42.0Å
NO-22Å	21.5Å	26.1Å	25.3Å	24.9Å	25.8Å	28.2Å	32.0Å
NO-19Å	19.7Å	24.6Å	23.3Å	22.6Å	23.8Å	24.7Å	27.5Å
N <sub>2</sub> -30Å	30.7Å	28.1Å	29.6Å	36.0Å	35.7Å	37.9Å	44.3Å
N <sub>2</sub> -22Å	22.7Å	26.8Å	25.5Å	26.3Å	27.3Å	29.8Å	33.6Å
N <sub>2</sub> -19Å	18.9Å	25.3Å	24.2Å	25.2Å	26.3Å	27.4Å	32.4Å

Table 2.1 Comparison of thickness extraction from various methods of NO- and  $N_2$ -annealed GOX.

Table 2.2 Flat-band voltages and interface state densities of NO- and  $N_2$ -annealed GOX.

	NO-GOX (V)	N <sub>2</sub> -GOX (V)	$\Delta V_{FB} (mV)$
30Å	-1.065	-1.052	-13
22Å	-1.085	-1.055	-30
19Å	-1.104	-1.06	-44
D <sub>it</sub>	NO-GOX (V)	N2-GOX (V)	$\Delta \mathbf{D}_{1}$ (cm <sup>-2</sup> eV <sup>-1</sup> )
$T_{OX}$			$\Delta D_{\rm lt}$ (cm cv )
T <sub>ox</sub> 30Å	6.31×10 <sup>11</sup>	5.47×10 <sup>11</sup>	0.84×10 <sup>11</sup>
T <sub>OX</sub> 30Å   22Å	6.31×10 <sup>11</sup> 7.06×10 <sup>11</sup>	5.47×10 <sup>11</sup> 4.88×10 <sup>11</sup>	0.84×10 <sup>11</sup> 2.18×10 <sup>11</sup>



Fig. 2.1 The *C*-*V* curves of the 19Å NO-annealed GOX. Inset shows corrected *C*-*V* curves by two-frequency method.



Fig. 2.2 Extracted dielectric constants of NO- and  $N_2$ -annealed GOX. NO-annealed GOX has higher dielectric constant than  $N_2$ -annealed GOX.



Fig. 2.3 Extracted oxide thickness variations between DTIV and QMCV of NO- and N<sub>2</sub>-annealed GOX. Both DTIV and QMCV thickness show highly agreement with TEM thickness.



Fig. 2.4 Direct tunneling current density of 19Å and 22Å NO- and  $N_2$ -annealed GOX. NO-annealing does not deteriorate leakage current.



Fig. 2.5 (a) Normalized *C-V* curves of 19Å and 22Å NO- and N<sub>2</sub>-annealed GOX. (b) Magnify (a) for clearly comparison between NO- and N<sub>2</sub>-annealed GOX. NO-annealing exhibits negative flat-band voltage shift and slightly increases interface state density.



Fig. 2.6 (a) XPS nitrogen depth profiles (b) nitrogen peak concentrations of NO-annealed nitrided oxides varied with initial oxide thickness. NO-annealing piles-up nitrogen near the interface and more N incorporates as oxide thickness decreasing.



Fig. 2.7 SILC characteristics of 19Å NO- and  $N_2$ -annealed GOX at -3.8V CVS for 100sec. Maximum current increment after CVS occurs near flat band region.





Fig. 2.8 (a) SILC characteristics (b) transient hole-trapping behavior of 22Å NO- and N<sub>2</sub>-annealed GOX at -4V CVS. NO-annealing can suppress both hole-trapping and maximum trap generation rate occurred near flat-band region during constant voltage stress.



Fig. 2.9 Maximum trap generation rate of 22Å  $N_2$ - and NO-annealed GOX stressed at (a) -4V constant voltage stress (b) -20 mA/cm<sup>2</sup> constant current stress. NO-annealing can reduce hole-trap generation rate during both voltage and current stress.



Fig. 2.10 (a) TDDB Weibull plots of 19Å and 22Å  $N_2$ - and NO-annealed GOX at -4.3V CVS. (b)  $Q_{BD}$  Weibull plots of 22Å  $N_2$ - and NO-annealed GOX at -20 mA/cm<sup>2</sup> CCS. NO-annealed nitrided oxides exhibits higher stress immunity than  $N_2$ -annealed oxides.



Fig. 2.11 The HRTEM cross-sectional images of 22Å (a)  $N_2$ - and (b) NO-annealed GOX. NO-annealing has smoother interface than  $N_2$ -annealing.



Fig. 2.12 Plots of weibull slope of 19Å and 22Å  $N_2$ - and NO-annealed GOX. NO-annealing clearly enhances Weibull slope.



Fig. 2.13 10-year lifetime projection of 19Å and 22Å  $N_2$ - and NO-annealed GOX. Inset also indicates voltage acceleration factors.



# **CHAPTER 3**

# Characteristics and Reliabilities of Sub-3nm Nitrided Oxides with Nitrogen-Implanted Silicon Substrates

# **3.1 Introduction**

Recently, many efforts including oxygen, argon and nitrogen implantation prior to thermal oxidation, were used to form multiple gate oxide thickness in one thermal cycle to meet system-on-a-chip (SOC) requirement [73]-[78]. Oxygen implantation can improve the oxide quality [73], but it seems unsuitable to apply in the deep-submicron generation since oxygen implantation will enhance oxidation rate and limit the minimum oxide thickness. There are a few reports on argon implantation, however, it is able to provide more thinner oxides than the oxygen implantation [74]. One of the concerns about argon implantation is that the implantation damage caused by heavy mass argon ions may need longer thermal cycle to annealing gate oxides. On the other hand, the nitrogen-implanted Si substrate (NIS) prior to gate dielectrics growth seems the most proper technology to meet the requirement of deep submicron devices [55], [75]-[78]. Since the nitrogen implantation can retard oxidation rate and enhance the control ability of thinner oxide thickness, it is much more suitable to be implemented in SOC technologies. Moreover, nitrogen will pile up at the oxide/substrate interface and suppress boron penetration [78]-[80], which was not observed in both oxygen and argon implantation techniques. In this chapter, the

characteristics and reliabilities of NIS nitrided oxides are studied. NO-annealing will pile-up nitrogen near the interface, while NIS will introduce uniformly distribution nitrogen in the dielectric bulk. With optimized implantation dosage and post-oxidation annealing temperature, NIS nitrided oxides could effectively suppress trap generation and improve both time-to-breakdown ( $t_{BD}$ ) and charge-to-breakdown ( $Q_{BD}$ ), also suitable to reduce process steps of the SOC technology.

# **3.2 Experiment Details**

All experimental split conditions of nitrided oxides are detailed in Table 3.1. LOCOS isolated MOS capacitors were fabricated on p-type (100) silicon wafers. After forming LOCOS isolation, nitrogen was implanted into the Si substrates at the split dosage of  $1 \times 10^{13}$ ,  $1 \times 10^{14}$  and  $1 \times 10^{15}$  cm<sup>-2</sup> with 10keV. In addition, some wafers without nitrogen implantation were used for comparison. Wafers were then cleaned and HF dipped before oxidation. The gate dielectrics were grown at 750°C followed by either NO or N<sub>2</sub> annealing at 850°C for an hour. Then 1500Å polysilicon was deposited with in-situ doped phosphorus of  $2.5 \times 10^{20}$  cm<sup>-3</sup>. Dopants were then activated at 950°C for 30sec. After gate electrodes patterned and contact holes etched, aluminum metallization was done followed by sintering at 450°C in N<sub>2</sub> ambient.

Square or circular capacitors of different areas, ranging from  $2.5 \times 10^{-5}$  to  $1 \times 10^{-2}$  cm<sup>2</sup>, with LOCOS isolation are used to evaluate the gate oxide integrity. The physical gate oxide thickness was determined by spectroscopic ellipsometer and compared with high-resolution transmission electron microscopy (HRTEM). The equivalent oxide thickness (EOT) was extracted by fitting the measured high-frequency

capacitance-voltage (C-V) data from Hewlett-Packard (HP) 4284 LCR meter under an accumulation condition with quantum mechanical correction. The tunneling leakage current density-electric field (J-E) and the reliability characteristics of MOS capacitors were measured by semiconductor parameter analyzer HP4145A. Nitrogen depth profiles and compositions were analyzed by secondary ion mass spectroscopy (SIMS) and X-ray photoelectron spectroscopy (XPS). The micro-roughness of the wafer surface and the interface between nitrided oxides/silicon were detected by atomic force microscopy (AFM).

# **3.3 Results and Discussions**

Recently, the technique of nitrogen-implanted into Si substrate has been paid more and more attention on nitrided oxide growth and SOC application [56], [75]-[78]. NIS has the advantage in growing multiple gate oxide thickness at one thermal cycle and is suitably applied to SOC technology. However, the most concerning issue for NIS is the surface damage during nitrogen implantation. Thus, post-implantation thermal cycle must be very careful in order to fully anneal out the damage to guarantee the oxide quality.

NULL DA

#### 3.3.1 Basic Characteristics of Sub-3nm NIS Nitrided Oxides

The *C-V* curves of 22Å N<sub>2</sub>- and NO-annealed NIS nitrided oxides are shown in Fig. 3.1(a) and (b), respectively. For low implantation dose,  $1 \times 10^{13}$  and  $1 \times 10^{14}$  cm<sup>-2</sup>, no obvious difference in *C-V* curves has been seen. However, significant V<sub>FB</sub> recovery and D<sub>it</sub> degradation observes with heavy implanted nitrided oxide, i.e.  $1 \times 10^{15}$  cm<sup>-2</sup>,

with respect to sample without NIS. Since N is a donor-type impurity, the substrate acceptor concentration will decrease by the implanted N atoms before oxidation, and results in smaller  $V_{FB}$  [75]. Table 3.2 lists the flat-band voltages and interface state densities of NO- and N<sub>2</sub>-annealing NIS nitrided oxides.

Figure 3.2(a) compares oxide thickness as a function of nitrogen implantation dose into the Si substrate. The oxidation rate drops continuously with increasing nitrogen dose [74]-[80], [81], [82]. In our study, slightly enhanced oxidation rate with NIS smaller than  $1 \times 10^{14}$  cm<sup>-2</sup> is ascribed to insufficient annealing out the damage by ion bombardment. Significant oxidation rate suppression only has been observed with NIS larger than  $1 \times 10^{14}$  cm<sup>-2</sup>. Accordingly, the oxidation rate is trade-off by the residual damage annealing and oxidant diffusion rate constraint, resulting in the increased oxidation rate firstly and then decreased. With a heavy implant dose of  $1 \times 10^{15}$  cm<sup>-2</sup>, the growth rate can be reduced by 15%, which is smaller than that reported in Ref. 76, probably due to lower oxidation temperature (750°C) in our study. The difference between TEM and QMCV thickness is larger for sample with  $1 \times 10^{15}$  cm<sup>-2</sup> NIS than  $1 \times 10^{13}$  and  $1 \times 10^{14}$  cm<sup>-2</sup> NIS, which can be ascribed to the heavier N concentration induced larger dielectric constant for sample with  $1 \times 10^{15}$  cm<sup>-2</sup> NIS.

Dielectric constant ( $\kappa$ ) as a function of nitrogen implantation dosage into the Si substrate is shown in Fig. 3.2(b). The  $\kappa$ -value of samples without NIS is extracted by extra-plotting of QMCV and TEM thickness (shown in Fig. 2.2), while the  $\kappa$ -value of samples with NIS is extracted directly from the QMCV and TEM thickness.  $\kappa$ -value increase has only been observed in the sample with the heavy implant. Post-oxidation NO-annealing can further increases  $\kappa$  values. Thickness and  $\kappa$  variation for NIS nitrided oxides is summarized in Table 3.3. As the nitrogen dose increases, dielectric constant will slightly increase from 3.9 of pure SiO<sub>2</sub> to 4.6 of sample with

NO-annealing and  $1 \times 10^{15}$  cm<sup>-2</sup> NIS. NO-annealed GOX still has higher dielectric constant than N<sub>2</sub>-annealed GOX due to higher nitrogen concentration.

Figure 3.3 compares the leakage current density for 22Å N<sub>2</sub>-annealed and NO-annealed NIS nitrided oxides at negative gate bias polarity. When NIS is less than  $1 \times 10^{14}$  cm<sup>-2</sup>, the leakage current increases slightly due to the residual implantation damages. Nevertheless, as NIS dosage increases to  $1 \times 10^{15}$  cm<sup>-2</sup>, the leakage current will increase more obvious since the oxidation rate will be suppressed by the heavy nitrogen-passivated surface and result in thinner oxide thickness. In short, post oxidation NO-annealing will introduce N into the gate oxides/substrate interface, increase V<sub>FB</sub> shift and D<sub>it</sub>. On the contrary, while nitrogen is donor impurity to Si, partial implanted-nitrogen may retain on Si substrate without forming Si<sub>3</sub>=N bonding and counter-doping substrate concentration. Consequently, NIS before oxidation will reduce substrate doping, and slightly recover V<sub>FB</sub> shift.

1896

### 3.3.2 Reliability Characteristics of Sub-3nm NIS Nitrided Oxides

Figure 3.4(a) displays the XPS depth profiles of NO-annealed nitrided oxide with  $4 \times 10^{15}$  cm<sup>-2</sup> NIS dosage. Not alike to Fig. 2.6(a), pre-oxidation NIS will incorporate N into dielectric bulk rather than pile-up at interface. Figure 3.4(b) compares nitrogen distribution profiles with and without NIS. Without NIS, dielectric bulk is devoid of nitrogen. After post-oxidation NO annealing NIS nitrided oxides, more N will diffuse to interface, form Si<sub>3</sub>=N bonding. Moreover, sample with  $1 \times 10^{15}$ cm<sup>-2</sup> NIS not only exhibits higher peak concentration at interface, but also has tighter N distribution than samples with lighter NIS, which is beneficial to obtain an uniformly distributed reliabilities. Figure 3.5 indicates the leakage current density of 22Å N<sub>2</sub>- and NO-annealed NIS nitrided oxides with and without nitrogen implantation under constant voltage stress (CVS) at -4V for 100sec. The major difference between fresh and stressed curves occurs near flat-band conditions, as described in Chapter 2. Comparing to gate oxides without NIS, apparent SILC increment for low and medium dose NIS is exhibited. However, there is almost no leakage current increase for heavy NIS during voltage stress. The reasons for dosage-dependent SILC immunity will be explained below.

Figure 3.6(a) compares transient trapping behavior of 22Å NO-annealed NIS nitrided oxides during CCS. It should be noted all samples show an obvious hole trapping characteristics. For NIS smaller than  $1 \times 10^{14}$  cm<sup>-2</sup>, pre-oxidation nitrogen implantation will enhance the hole trapping. As NIS increases to  $1 \times 10^{15}$  cm<sup>-2</sup>, the hole trapping becomes negligible. The trap generation rate as a function of injected charges is seen in Fig. 3.6(b). Similar trend is examined. Eliminated trap generation rate appears only at heavy N implantation case, i.e.  $1 \times 10^{15}$  cm<sup>-2</sup>. Figure 3.7(a) presents the time-dependent dielectric breakdown (TDDB) Weibull distribution of 22Å NO-annealed NIS nitrided oxides during CVS at -4.3V. Nitrided oxides with NIS less than  $1 \times 10^{14}$  cm<sup>-2</sup> reveal poorer t<sub>BD</sub> than the samples without NIS due to the larger hole generation rate. As consistent to Fig. 3.6, heavy NIS is expected to exhibit the highest t<sub>BD</sub>. The Weibull slope is also dependent on the NIS dosage, which is plotted in Fig. 3.7(b).  $\beta$  shows a valley at the NIS dosage of  $1 \times 10^{13}$  cm<sup>-2</sup> from residual implantation damage and a peak at  $1 \times 10^{15}$  cm<sup>-2</sup> due to the tighten nitrogen distribution profiles in the dielectric bulk. As shown in Fig. 3.4(b),  $1 \times 10^{15}$  cm<sup>-2</sup> NIS will retard oxidation rate and generate uniform N distribution, higher  $\beta$  is expected for heavy NIS. Although thinner oxide thickness of sample with  $1 \times 10^{15}$  cm<sup>-2</sup> NIS would partially contribute to less SILC characteristics, only 3~4Å thickness reduction may not enhance SILC immunity significantly than samples with  $1 \times 10^{13}$  and  $1 \times 10^{14}$  cm<sup>-2</sup> NIS. As a result, the drastic SILC immunity improvement is accredited to uniform nitrogen distribution in the dielectric bulk.

In our study, NIS dosage smaller than  $1 \times 10^{14}$  cm<sup>-2</sup> will slightly increase the oxidation rate due to insufficient post-oxidation annealing out the damage from ion bombardment, which is shown in Fig. 3.1. The residual damage may increase weak bonding during oxidation and result in less SILC immunity, enhanced trap generation rate and poor t<sub>BD</sub>. Inferior surface roughness will also response for degraded dielectric reliability, as seen in Fig. 3.8 and 3.9 for N<sub>2</sub>- and NO-annealed NIS nitrided oxides, respectively. On the other hand, samples with  $1 \times 10^{15}$  cm<sup>-2</sup> NIS not only can use to grow multiple oxide thickness but also improve reliability significantly. The results are quite opposite to samples with lighter implantation dose, which can attribute to several reasons.

First, surface is abounded with N atoms for heavy NIS implantation dosage, which may easily replace the weak Si-O bonds damaged by ion bombardment in the transition region by the strong Si<sub>3</sub> $\equiv$ N bonds during oxidation. Secondly, implantation would change interface morphology [70]. From HRTEM photos exhibited in Fig. 3.8 and 3.9, surface roughness is increased while NIS increases from 0 to  $1\times10^{14}$  cm<sup>-2</sup>, which may be due to faster oxidation rate and less N area density. On the other hand, surface RMS roughness is decreased to 0.87nm with further increasing NIS to  $1\times10^{15}$ cm<sup>-2</sup>. It can be seen that the nitrided oxide/silicon interface is very smooth and exhibits a highly uniform transition region from the crystalline silicon to the amorphorous nitrided oxide. This is beneficial for the electrical properties of the MOS device as described above. Surface roughness is also evidenced by AFM images and summarized in Fig. 3.10. A smoother interface is helpful in reducing the localized field and, hence, results in stronger SILC immunity and larger t<sub>BD</sub>. Thirdly, it is known that SILC becomes negligible as the oxide thickness down to the direct-tunneling dominate regime. The heaviest NIS can retard oxidation rate significantly and grow the thinnest oxide, as seen in Fig. 3.2. In consequence, nitrided oxides with NIS dosage of  $1 \times 10^{15}$  cm<sup>-2</sup> possesses stronger SILC immunity and better TDDB characteristics than others, regardless of post-oxidation N<sub>2</sub>- or NO-annealing.

# 3.4 Summary

The dielectric properties and reliability characteristics of NIS nitrided oxides are investigated in this chapter. An obvious oxidation rate retardation effect is observed for the nitrided oxides with nitrogen-implanted Si substrate. Dielectric property is strongly depended on NIS dosage and post-oxidation annealing temperature. NIS dosage less than  $1 \times 10^{14}$  cm<sup>-2</sup> is helpless to oxidation rate suppression accompanying with degraded dielectric reliability. On the contrary, the samples with  $1 \times 10^{15}$  cm<sup>-2</sup> NIS not only can use to grow multiple oxide thickness to meet SOC requirement, but also improve stress immunity apparently. Nitrogen implantation also generates a uniform distribution nitrogen profile in the dielectric bulk, which can be used as an effective diffusion barrier to resist boron penetration. NIS nitrided oxides could effectively suppress trap generation and improve time-to-breakdown and charge-to-breakdown, also suitable to reduce process steps of the SOC technology.

Anneal Gas	T <sub>OX</sub> (Å)	NIS dosage (cm <sup>-2</sup> )				
		0	$1 \times 10^{13}$	$1 \times 10^{14}$	$1 \times 10^{15}$	
NO anneal	30	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
	22	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
	19	$\checkmark$	N/A	N/A	N/A	
N <sub>2</sub> anneal	30	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
	22	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
	19		N/A	N/A	N/A	

Table 3.1 Experimental conditions of nitrided gate oxides formed by pre-oxidation NIS and post-oxidation NO-annealing.

Table 3.2 Flat-band voltages and interface state densities of NO- and N<sub>2</sub>-annealed NIS nitrided oxides.

	111.		
NIS	NO-GOX (V)	N <sub>2</sub> -GOX (V)	$\Delta V_{FB} (mV)$
0	-1.085	-1.055	-30
$1 \times 10^{13} \mathrm{ cm}^{-2}$	-0.992	-0.958	-34
$1 \times 10^{14} \text{ cm}^{-2}$	-0.925	-0.896	-29
$1 \times 10^{15} \mathrm{cm}^{-2}$	-0.825	-0.816	-9
NIS D <sub>it</sub>	NO-GOX (V)	N <sub>2</sub> -GOX (V)	$\Delta D_{it} (cm^{-2} eV^{-1})$
0	7.06×10 <sup>11</sup>	4.88×10 <sup>11</sup>	2.18×10 <sup>11</sup>
$1 \times 10^{13} \text{ cm}^{-2}$	8.82×10 <sup>11</sup>	4.93×10 <sup>11</sup>	3.89×10 <sup>11</sup>
$1 \times 10^{14} \text{ cm}^{-2}$	9.11×10 <sup>11</sup>	5.11×10 <sup>11</sup>	4.00×10 <sup>11</sup>
$1 \times 10^{15} \text{ cm}^{-2}$	2.45×10 <sup>12</sup>	1.90×10 <sup>12</sup>	5.50×10 <sup>11</sup>

	NIS Dosage	QMCV	TEM	κ
N <sub>2</sub> anneal	0	26.3Å	27.3Å	4.01
	$1 \times 10^{13} \text{ cm}^{-2}$	27.3Å	27.6Å	3.94
	$1 \times 10^{14}  \mathrm{cm}^{-2}$	26.6Å	27.2Å	3.99
	$1 \times 10^{15}  \mathrm{cm}^{-2}$	20.2Å	23.3Å	4.50
NO anneal	0	24.9Å	25.8Å	4.20
	$1 \times 10^{13} \text{ cm}^{-2}$	25.7Å	27.2Å	4.13
	$1 \times 10^{14}  \mathrm{cm}^{-2}$	25.2Å	26.8Å	4.15
	1 × 10 <sup>15</sup> cm <sup>-2</sup>	19.7Å	23.2Å	4.60

Table 3.3 Thickness and dielectric constant variation for NO- and  $N_2$ -annealed NIS nitrided oxides.





Fig. 3.1 Plots of high frequency *C-V* curves of 22Å (a) N<sub>2</sub>-annealed (b) NO-annealed NIS nitrided oxides. Significant oxidation rate retardation is inspected as NIS dosage larger than  $1 \times 10^{14}$  cm<sup>-2</sup>. As NIS dosage larger than  $1 \times 10^{15}$  cm<sup>-2</sup>, clear V<sub>FB</sub> shift and D<sub>it</sub> increment is observed.



Fig. 3.2 (a) Oxide thickness (b) dielectric constant as a function of nitrogen dosage implanted into the silicon substrate before oxidation. Dielectric constant increases from 3.9 to 4.6 for NO-annealed NIS nitrided oxides with heavy implantation dosage.



Fig. 3.3 Direct tunneling leakage current density as a function of gate voltages of 22Å (a)  $N_2$ -annealed (b) NO-annealed NIS nitrided oxides. Direct tunneling leakage current density is strongly dependent on the dosage of nitrogen implanted into Si substrate..



Fig. 3.4 (a) XPS depth profiles of 22Å NO-annealed nitrided oxides with  $4 \times 10^{15}$  cm<sup>-2</sup> NIS. Evidence of Si<sub>3</sub>N<sub>4</sub>-like interface is observed. (b) SIMS nitrogen depth profiles of 30Å NO-annealed NIS nitrided oxides. NIS incorporates uniform nitrogen distribution in the bulk.



Fig. 3.5 SILC characteristics of 22Å (a) N<sub>2</sub>-annealed (b) NO-annealed NIS nitrided oxides at -4V CVS for 100sec. Maximum current increase after CVS occurs near flat band region. Increased SILC is negligible for  $1 \times 10^{15}$  cm<sup>-2</sup> NIS nitrided oxides.



Fig. 3.6 (a) Transient hole-trapping behaviors (b) maximum trap generation rates of 22Å NO-annealed NIS nitrided oxides at -20 mA/cm<sup>2</sup> constant current stress. NIS nitrided oxides with  $1 \times 10^{15}$  cm<sup>-2</sup> dosage has negligible trap generation rate for both CVS and CCS.



Fig. 3.7 (a)  $t_{BD}$  Weibull distribution (b) Weibull slopes of 22Å NO-annealed NIS nitrided oxides under -4.3V constant voltage stress. The reliability of NIS nitrided oxides is substantially relied on NIS dosage,  $t_{BD}$  and Weibull slope are increased only for NIS nitrided oxides with  $1 \times 10^{15}$  cm<sup>-2</sup> dosage.


Fig. 3.8 The HRTEM cross-sectional images of 22Å N<sub>2</sub>-annealed NIS nitrided oxides. (a) without NIS (b)  $10^{13}$  cm<sup>-2</sup> (c)  $10^{14}$  cm<sup>-2</sup> (d)  $10^{15}$  cm<sup>-2</sup>. Sample with  $10^{15}$  cm<sup>-2</sup> NIS not only smoothes interface but also reduces physical thickness.



Fig. 3.9 The HRTEM cross-sectional images of 22Å NO-annealed NIS nitrided oxides. (a) without NIS (b)  $10^{13}$  cm<sup>-2</sup> (c)  $10^{14}$  cm<sup>-2</sup> (d)  $10^{15}$  cm<sup>-2</sup>. Sample with  $10^{15}$  cm<sup>-2</sup> NIS not only smoothes interface but also reduces physical thickness.



Fig. 3.10 Substrate surface roughness of NO-annealed NIS nitrided oxides after dielectrics removal by diluted HF solution. Evidence of smooth interface is revealed for samples with  $10^{15}$  cm<sup>-2</sup> NIS and post-oxidation NO annealing.



## **CHAPTER 4**

# Simulated Characteristics of Stacked-Gate Flash Memories with Inter-Poly High-κ Dielectrics

### **4.1 Introduction**

In pursuing the high speed and low power operation of flash memory technologies, the employment of high-permittivity ( $\kappa$ ) inter-poly dielectrics (IPDs) into flash memories has attracted much attention recently [21]-[23]. By increasing the floating gate coupling ratio, high- $\kappa$  IPDs can lead to a high electric field across tunnel oxide even at very low control gate voltage. To successfully employ high- $\kappa$  IPDs in flash memory, one must take charge retention issues into consideration and make sure that the barrier height ( $\phi_B$ ) between Si and the new adopted high- $\kappa$  dielectrics should be larger than 1.5eV for effectively suppressing the loss of floating gate charges through electron thermal emission [33]. Usually, dielectrics with higher  $\kappa$  inherently have lower  $\phi_B$ . Therefore a trade-off between dielectric constant and barrier height is inevitably required in trying to implement the high- $\kappa$  dielectrics in flash memories.

Recently, aluminum oxide (Al<sub>2</sub>O<sub>3</sub>) [17], [44]-[46] and hafnium oxide (HfO<sub>2</sub>) [20], [47]-[50] had been proved as promising candidates for the gate dielectrics of sub-0.1  $\mu$ m device due to their higher dielectric constant ( $\kappa$ ), relatively high  $\varphi_B$  and superior thermal stability. Nonetheless, the effects of these kinds of high- $\kappa$  dielectrics on flash memories are seldom investigated. In this chapter, the effects of Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> serving as the IPD of flash memories were studied with different programming and erasing schemes through 2-D MEDICI simulator. We found that dielectric with medium  $\kappa$  value is the most promising IPD candidate because the gate coupling ratio would be rapidly saturated as  $\kappa$  is greater than 25. It is also demonstrated that the improvement of high- $\kappa$  IPDs is more effective with Fowler-Nordheim (FN) injected programming and erasing than hot electron (HE) injection. As a result, high- $\kappa$  IPDs are suitable for next generation NAND-type stacked-gate flash memories.

#### **4.2 Simulation Details**

To examine the impact of high- $\kappa$  IPDs, simulations are carried out using the conventional stacked-gate flash cell with SiO<sub>2</sub> tunnel oxide (TOX). Two-dimensional MEDICI [83] simulator is employed for the performance simulations of a 0.45µm stacked-gate n-channel flash memory with several kinds of high dielectric constant IPD. They are Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub>. The barrier heights of Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> are extracted from [84], which are 2.8eV and 1.5eV, respectively. The permittivity is 9 for Al<sub>2</sub>O<sub>3</sub> and 25 for HfO<sub>2</sub>, which are referred from [85]. The TOX thickness is 100Å. Equivalent oxide thickness (EOT) of oxide-nitride-oxide (ONO) and the physical thickness of other two high- $\kappa$  IPDs are defined as 140Å. Dielectric parameters of various IPDs are listed in Table 4.1. For comparison, programming of the devices is achieved either by channel-hot-electron injection (CHE) or channel-Fowler-Nordheim injection (CFN). All of the devices are erased by the source-side Fowler-Nordheim (SFN) ejection from the floating gate (FG), by assuming  $1 \times 10^{-13}$  C/µm charges pre-existed in FG. In order to enhance the efficiency of SFN ejection, deeper source junction than drain junction is formed. Cross-sectional view of simulated device

structure is shown in Fig. 4.1. The programming and erasing time is defined as the shift of device threshold voltage ( $V_{TH}$ ) reaches 3 volts during measurement. After extracting from MEDICI simulator, Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> IPD can increase the gate coupling ration by 45% and 92%, respectively, which can be used to scale down the operation voltage effectively.

#### 4.3 Results and Discussions

According to International Technology Roadmap for Semiconductor (ITRS) criteria, the required IPD thickness for NOR- and NAND-type flash memories is 10-13 nm for next year [28]. However, thickness scaling of ONO IPD using current thermal and/or CVD oxynitride technologies is not sufficient to meet the stringent data retention requirement due to the unavoidable leakage current [30], [32]. Therefore, there is a strong demand to incorporate alternative high- $\kappa$  dielectrics on nonvolatile memories for enhancing performance while suppressing charge loss.

#### 4.3.1 Basic Characteristics of Flash Memories with High-KIPDs and SiO<sub>2</sub> TOX

Figure 4.2(a) compares the erased state IPD electric field, defined as IPD voltage/140Å physical thickness, of stacked-gate flash memories as a function of control gate voltage ( $V_{GS}$ ). The IPD electric field tends to decrease rapidly as  $\kappa$  increases. Since the large IPD electric field across on the erased-state cells will result in more severe charge loss from floating gate to control gate, the flash memories with ONO IPD are expected to possess small programming window than high- $\kappa$  IPDs. The flash memories with ONO IPD also reduce the electric field on the TOX, as shown in

Fig. 4.2(b). For device performance consideration, flash memories should be fabricated with small IPD electric field and large TOX electric field to obtain superior charge retention and high program/erase (P/E) speed simultaneously. Conventional ONO IPD is charge leaky and hard to P/E, which can not meet the stringent charge retention and flash P/E requirement. Fortunately, flash memories with high- $\kappa$  IPDs can couple large amount of control gate bias to the floating gate, exhibit small IPD electric field as well as large TOX electric field, which are prone to retain charges and to scale down applied voltages.

The linear region and saturation region transfer characteristics ( $I_{DS}$ - $V_{GS}$ ) of the stacked-gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX are displayed in Fig. 4.3. The flash memories with ONO IPD exhibits larger subthreshold swing (SS) and significant off-state current, especially for higher drain biases, which are caused by inevitable drain turn-on. It is known drain turn-on is proportional to the drain coupling ratio ( $\alpha_D$ ) and inversely proportional to the gate coupling ratio ( $\alpha_G$ ), which are defined as below [86].

$$C_{total} = C_{IPD} + C_D + C_S + C_{TD}$$

$$(4-1)$$

Drain coupling ratio (GCR) 
$$\alpha_D = \frac{C_D}{C_{Total}}$$
 (4-2)

Gate coupling ratio (DCR) 
$$\alpha_G = \frac{C_{IPD}}{C_{Total}}$$
 (4-3)

Smaller  $C_{IPD}$  in ONO IPD results in smaller  $\alpha_G$  and larger  $\alpha_D$ , which makes floating gate transistor can go into depletion-mode operation and can conduct current even when  $V_{GS} < V_{TH}$ . Moreover, drain current of stacked-gate flash memories is also controlled by  $\alpha_G$  and capacitive coupling ratio *f*, not as simple as conventional - 56 - MOSFET. The relation between  $I_{DS}$  and  $V_{GS}$  is given by:

Linear region 
$$I_{DS}^{Lin} = \mu C_{TD} \frac{W}{L} \left[ (V_{GS} - V_{TH}) V_{DS} - (f - \frac{1}{2\alpha_G}) V_{DS}^2 \right]$$
 (4-4)

Saturation region 
$$I_{DS}^{Sat} = \frac{\alpha_G}{2} \mu C_{TD} \frac{W}{L} (V_{GS} + f V_{DS} - V_{TH}^2)$$
 (4-5)

where  $f = \frac{\alpha_D}{\alpha_G} = \frac{C_D}{C_{IPD}}$ . As a result, the channel can be turned on by the drain voltage through large *f*, and drive-in current be strongly dependent on the drain voltage, namely drain turn-on phenomenon. With increasing the permittivity of high- $\kappa$  IPD, both SS and drive current are improved due to higher  $\alpha_G$  and higher gate controllability. However, large  $\alpha_G$  will increase electric filed on the tunnel dielectrics and enhance gate-induced drain leakage (GIDL).

Figure 4.4 indicates the output characteristics of the stacked-gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX. Thanks to higher gate coupling, flash memories with high- $\kappa$  IPDs not only exhibit higher drive-in current than conventional ONO IPD, but also suppress the drain turn-on. Figure 4.5 exhibits the substrate current of flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX. Equivalent maximum substrate current is obtained regardless of the  $\kappa$ -value of the IPDs. The maximum channel electric field is determined by the voltage difference between V<sub>GS</sub> and V<sub>Dsat</sub>, which is defined as the drain voltage when pinch-off occurs, and expressed by:

Channel electric field 
$$E_{\text{max}} \propto V_{DS} - V_{Dsat}$$
 (4-6)

$$V_{Dsat} = \alpha_G \ (V_{GS} + f V_{DS} - V_{TH}) \tag{4-7}$$

For high- $\kappa$  IPDs, the channel electric field is suppressed by high gate coupling ratio and generates less impact ionization near drain junction. Since the substrate current is proportional to the  $I_{DS}$  and impact ionization rate, high drain current of high- $\kappa$  IPDs will be compensated by less impact ionization. Consequently, equivalent substrate current is expected regardless of the  $\kappa$ -value of the IPDs.

## 4.3.2 Program/Erase Characteristics of Flash Memories with High-κ IPDs and SiO<sub>2</sub> TOX

The CHE current injected to FG of stacked-gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX is compared in Fig. 4.6(a). Although high- $\kappa$  IPDs exhibit higher CHE current injection to the FG, the contribution of high- $\kappa$  IPDs seems unobvious. Figure 4.6(b) calculated CHE injection efficiency, defined as CHE current injected to FG/I<sub>DS</sub>, similarly unapparent improvement is observed. Merely 2 times improvement of CHE injection efficiency is obtained by changing ONO IPD to high- $\kappa$  IPDs. Since V<sub>TH</sub> shift after programming is controlled by injected charges/C<sub>IPD</sub>, only slightly improvement of programming speed is expected with CHE injection. The CHE programming times as a function of V<sub>GS</sub> for various IPDs are shown in Fig. 4.7. For the 10 µs programming time, the control gate voltage can be reduced by 16% and 11% with replacing ONO IPD by Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> IPD, respectively. Noteworthy, the improvement of high- $\kappa$  IPDs disappears at larger control gate voltage.

Figure 4.8 compares the FN tunneling current injected to FG under CFN programming schemes of stacked-gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX. Injected FN current reveals a stronger dependence on the permittivity of the IPDs than HE current. Larger than 80 times FN current increased is observed while replacing ONO IPD to high- $\kappa$  IPDs. Figure 4.9 shows the relationships between CFN programming time and V<sub>GS</sub> for flash memories with different IPDs. Obviously, the

programming speed of CFN can be significantly improved using high- $\kappa$  IPDs. Al<sub>2</sub>O<sub>3</sub> can enhance programming speed by one order of magnitude and HfO<sub>2</sub> can improve even further by two orders of magnitude. For the 10 µs programming time, 28% and 51% of V<sub>GS</sub> reduction can be achieved by changing ONO IPD with Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> IPD, respectively. Compared to the results in Fig. 4.7, the benefit of employing high- $\kappa$  IPDs is obviously more effective in CFN programming than CHE programming. This is ascribed to that FN tunneling current is exponentially dependent on the electric field, the larger electric field on TOX coupled through high- $\kappa$  dielectrics, thus, is more efficient in electron injection [21]. On the other hand, CHE injection is controlled by both the electric field on TOX and impact ionization rate. Higher injection efficiency resulting from the higher vertical electric field on TOX will be compensated by the decreasing impact ionization rate, as seen in Fig. 4.5. Therefore, the improvement of CHE programming in operation speed with high- $\kappa$  IPDs is not as remarkable as that of CFN programming.

Figure 4.10(a) compares the programmed state IPD electric field of the stacked-gate flash memories as a function of  $V_{GS}$  with floating drain and substrate. The programmed state has small negative electric field (electrons tunneling to control gate) at zero  $V_G$  due to pre-existed negative charges in the FG, and then change to positive electric field (electrons tunneling from control gate) at high negative control gate bias. High positive IPD electric field will result in unwanted carrier injection from control gate to floating gate, flash memory with ONO IPD is expected to possess poor erase window than high- $\kappa$  IPDs, especially for high voltage erasing. Flash memories with ONO IPD also reduce electric field on TOX and degrade erasing speeds, as shown in Fig. 4.10(b). The corresponding band diagrams of programmed state flash memories with high- $\kappa$  IPDs and ONO IPD during erasing are shown in Fig.

4.11(a) and (b), respectively. For flash memories with high- $\kappa$  IPDs, small negative electric field on IPD and large positive electric field on SiO<sub>2</sub> TOX induced by high gate coupling ratio will enhance electron ejection from FG to control gate and source region simultaneously, which is expected to exhibit fast erasing speed and large erasing window. However, large positive electric field across on ONO IPD will degrade both erasing speed and erasing window due to unwanted electron injection from control gate to FG.

Figure 4.12 compares the FN tunneling current ejected from FG under SFN erasing schemes of stacked-gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX. Ejected FN current reveals a strong dependence on the permittivity of the IPDs. Similar to CFN programming, larger than 80 times FN current increase is observed while replacing ONO IPD to high- $\kappa$  IPDs during erase. SFN erasing time verse V<sub>G</sub> for memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX is shown in Fig. 4.13. Employing high- $\kappa$  dielectrics as the IPD can also tremendously improve erasing speed. Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> IPD can reduce erasing time by one and two order of magnitude, respectively. For the 0.1 ms erasing time, Al<sub>2</sub>O<sub>3</sub> can reduce the erasing voltage by 31% while HfO<sub>2</sub> can further diminish erasing voltage by more than 48%. In summary, operation voltage reductions are listed in Table 4.2. Even though the improvement is more obvious in FN injection than HE injection, our simulation results clearly indicate stacked-gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX can be used to replace both NAND- and NOR-type flash cells, in terms of control gate voltage reduction and operation speed promotion.

The improvement of P/E speed is found to be more significant between ONO IPD and  $Al_2O_3$  IPD than between  $Al_2O_3$  IPD and  $HfO_2$  IPD. In order to investigate the effect of dielectrics with higher  $\kappa$  value, an artificial dielectric with  $\kappa$  equal to 50 and

 $φ_B$  larger than 1.5eV is employed for comparison. The results in Fig. 4.2 - 4.13 show that only slightly improvement in P/E speed is observed when κ is changed from 25 to 50. Voltage reduction ratio will be rapidly saturated as κ becomes larger than 25. Hence, it can be claimed that very high-κ dielectrics may not be an effective IPD candidates for stacked-gate flash memories even though they have a  $φ_B$  larger than 1.5eV.

## 4.4 Summary

In order to realize high speed and low power operation of flash memory technologies, devices with high coupling ratio are necessary. From MEDICI simulation, Al<sub>2</sub>O<sub>3</sub> IPD and HfO<sub>2</sub> IPD can increase gate-coupling ratio by 45% and 92%, respectively. By 2-D MEDICI simulation, flash memories with high- $\kappa$  IPDs clearly exhibit significant improvement in programming/erasing speed over those with conventional ONO IPD. Moreover, it is found that high- $\kappa$  IPDs are more effective for the memories programmed/erased with FN tunneling rather than channel hot carrier injection. Choosing HfO<sub>2</sub> as the IPD and using FN programming/erasing scheme, the operating voltage can be reduced 48% at a typical program time of 10  $\mu$ s and 0.1 ms erasing time. Therefore, Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> with medium high  $\kappa$  value and sufficient barrier height show the great potential for the application of high seed and low voltage flash memories. Our results also show that dielectrics with very high permittivity ( $\kappa > 25$ ) may not be necessary for the IPD in stacked-gate flash memories. As a result, high- $\kappa$  IPDs are suitable for next generation NAND-type stacked-gate flash memories.

Table 4.1 Dielectric constants and conduction band offsets with respect to Si of the IPD materials with fixed SiO<sub>2</sub> TOX for simulated stacked-gate flash memories. \* : physical thickness ~180Å, EOT ~ 140Å. \*\* : artificial high- $\kappa$  material with sufficient  $\kappa$ -value and  $\Delta E_{C}$ .

	IPD Thickness ĸ		$\Delta E_{C}(\phi_{B})$
ONO	140Å <sup>*</sup>	~ 5	
Al <sub>2</sub> O <sub>3</sub>	140Å	9	2.8
HfO <sub>2</sub>	140Å	25	1.5
$\kappa = 50^{**}$	140Å	50	1.5

Table 4.2 Operation voltage reduction of stacked gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX.

		κ = 50	HfO <sub>2</sub>	Al <sub>2</sub> O <sub>3</sub>	ONO
GCR		0.895	0.814	0.615	0.424
DCR		0.016	0.029	0.067	0.112
SCR		0.041	0.076	0.171	0.266
GCR Improvement		110.91%	91.87%	44.98%	
DCR Improvement		85.68%	73.77%	39.75%	
SCR Improvement		84.56%	71.56%	35.56%	
10µs CHE Program	V <sub>GS</sub>	11.01	10.05	9.5	11.35
	Improvement	3.00%	11.45%	16.30%	
10µs CFN Program	V <sub>GS</sub>	6.89	7.65	11.41	15.88
	Improvement	56.61%	51.83%	28.15%	
0.1ms SFN Erase	V <sub>GS</sub>	-5.74	-6.23	-8.2	-12.04
	Improvement	52.33%	48.20%	31.83%	



Fig. 4.1 (a) Simulated  $0.45\mu m$  n-channel device structure (b) equivalent electrical model of stacked-gate flash memories with several high- $\kappa$  IPDs and TDs. Asymmetry source/drain junction for enhanced source-side erasing efficiency. Programming by either CHE or CFN injection; erasing by SFN erasing.



Fig. 4.2 (a) IPD (b) TOX electric field as a function of control gate voltages of erased state stacked-gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX under V<sub>D</sub> = V<sub>B</sub> = V<sub>S</sub> = -9.0V. High- $\kappa$  IPDs can reduce IPD electric field as well as enhance TOX electric field.



Fig. 4.3 (a) Linear region (b) saturation region transfer characteristics of stacked-gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX. High- $\kappa$  IPDs can increase drive-in current as well as enhance gate control ability, especially at high drain voltage.



Fig. 4.4 Output characteristics of stacked-gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX at (V<sub>GS</sub> - V<sub>TH</sub>) = 10V.



Fig. 4.5 Substrate current of stacked-gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX. Maximum substrate current is independent of the  $\kappa$ -values.



Fig. 4.6 (a) CHE current injected to FG ( $I_{FG}$ ) (b) CHE injection efficiency (defined as  $I_{FG}/I_{DS}$ ) as a function of control gate voltages of stacked-gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX. High- $\kappa$  IPDs slightly enhance injection efficiency than ONO IPD, but not significantly.



Fig. 4.7 CHE programming time as a function of control gate voltages of stacked-gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX.



Fig. 4.8 CFN current injected to FG as a function of control gate voltages of stacked-gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX.



Fig. 4.9 CFN programming time as a function of control gate voltages of stacked-gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX. Significant improvement in CFN programming speed for high- $\kappa$  IPDs is indicated.





Fig. 4.10 (a) Absolute IPD (b) TOX electric field as a function of control gate voltages of programmed state stacked-gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX under V<sub>S</sub> = 5.0V. Drain and substrate terminals are floating. High- $\kappa$  IPDs can reduce IPD electric field as well as enhance TOX electric field.



(b)

Fig. 4.11 Band diagrams of programmed state flash memories at the outset of erase for (a) high- $\kappa$  IPDs and (b) ONO IPD.



Fig. 4.12 SFN current ejected from FG of stacked-gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX under V<sub>S</sub> = 5.0V, floated drain and substrate terminal.



Fig. 4.13 SFN erasing time of stacked-gate flash memories with high- $\kappa$  IPDs and SiO<sub>2</sub> TOX. High- $\kappa$  IPDs crucially improve SFN erasing speed.

## **CHAPTER 5**

# Simulated Characteristics of Stacked-Gate Flash Memories with HfO<sub>2</sub> IPD and High-κ Tunnel Dielectrics

## **5.1 Introduction**

In recognizing the high speed and low power operation of flash memory technologies, the employment of high-permittivity ( $\kappa$ ) tunnel dielectrics (TDs) in flash memories has attracted much attention in order to reduce stress-induced reliability degradation in conventional SiO<sub>2</sub> tunnel oxide (TOX) [28], [33]. The tunnel dielectric of flash memories has two roles. One is playing as a barrier to suppress charge leakage under ~3 MV/cm equivalent oxide field of read and retention. Hence, we need an appropriate barrier height and thickness. Second role is a charge transfer path. It must be robust enough under 10 MV/cm high field or 5V hot electron energy during charge injection mode, and both trapping and detrapping sites creation rates should be substantially suppressed. In order to avoid trap-assisted tunneling via one trap site, the minimum TOX thickness of conventional FG structure will be limit to 8 nm. This limits the tunnel SiO<sub>2</sub> scaling and program/erase voltage reduction. Nitrided oxides have been intensively studied, but so far only 5 to 10 times improvement for low field leakage is achieved [33]. This is not enough, because it only achieves 1 nm reduction even with heavy nitridation.

Among various materials, both Ta<sub>2</sub>O<sub>5</sub> and TiO<sub>2</sub> have narrow band gap resulting

in too low electron barrier height ( $\varphi_B$ ) [84]. These films are not suitable from the viewpoint of flash reliability and thermally excited current. On the other hand, Si<sub>3</sub>N<sub>4</sub>, Al<sub>2</sub>O<sub>3</sub>, ZrO<sub>2</sub> and HfO<sub>2</sub> have reasonable bandgaps and barrier heights, these dielectrics are then the potential candidates [84]. In this chapter, the effects of high- $\kappa$  materials Si<sub>3</sub>N<sub>4</sub>, Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> serving as the TD of flash memories were studied with different programming and erasing schemes through 2-D MEDICI simulator. High- $\kappa$  dielectrics served as the TD to replace SiO<sub>2</sub> TOX can improve tunneling probability due to smaller  $\varphi_B$ . However, gate coupling ratio degrades as the dielectric constant of the TD increasing, which confines the high- $\kappa$  TDs to be programmed and erased with hot-electron injection. Due to the contrary programming/erasing schemes compared to the high- $\kappa$  IPDs, high- $\kappa$  TDs are suitable for next decade NOR-type stacked-gate flash memories in terms of voltage reduction.

## **5.2 Simulation Details**



To examine the impact of high- $\kappa$  TDs, simulations are carried out using the conventional stacked-gate flash cell with fixed HfO<sub>2</sub> IPD. Two-dimensional MEDICI [83] simulator is employed for the performance simulations of a 0.45µm stacked-gate n-channel flash memory with several kinds of high dielectric constant TD. They are Si<sub>3</sub>N<sub>4</sub>, Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub>. The barrier heights of Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> are extracted with the technique used in Ref. 84, which are 2.8eV and 1.5eV, respectively. The permittivity is 9 for Al<sub>2</sub>O<sub>3</sub> and 25 for HfO<sub>2</sub>, which are referred from Ref. 85. The physical thickness of HfO<sub>2</sub> IPD and various tunnel dielectrics is 140Å and 100Å, respectively. Dielectric parameters of various tunnel dielectrics are listed in Table 5.1. For comparison, programming of the devices is achieved either by channel-hot-electron

injection (CHE) or channel-Fowler-Nordheim injection (CFN). All of the devices are erased by the source-side Fowler-Nordheim (SFN) ejection from the floating gate (FG), by assuming  $1 \times 10^{-13}$  C/µm charges pre-existed in FG. In order to enhance the efficiency of SFN ejection, deeper source junction than drain junction is formed. Cross-sectional view of simulated device structure is the same with Fig. 4.1. The programming and erasing time is defined as the shift of device threshold voltage (V<sub>TH</sub>) reaches 3 volts during measurement.

### **5.3 Results and Discussions**

According to International Technology Roadmap for Semiconductor (ITRS) criteria, the required TD thickness for NOR- and NAND-type flash memories is less than 7nm for next year [28]. However, thickness scaling of SiO<sub>2</sub> tunneling oxide has been strongly limited by the unavoidable stress-induced leakage current caused by  $1 \times 10^5$  program/erase cycling [87], [88]. Therefore, there is a strong demand to incorporate alternative high- $\kappa$  dielectrics on nonvolatile memories for enhancing performance while suppressing charge loss.

#### 5.3.1 Basic Characteristics of Flash Memories with HfO<sub>2</sub> IPD and High-KTDs

Figure 5.1(a) compares the HfO<sub>2</sub>-IPD electric field of stacked-gate flash memories as a function of control gate voltage ( $V_{GS}$ ) with various high- $\kappa$  TDs. Since larger IPD electric field across on erased-state cells will result in more severe charge loss from floating gate to control gate, the flash memories with high- $\kappa$  TDs are expected to possess smaller programming window than SiO<sub>2</sub> TOX. The flash

memories with high- $\kappa$  TDs also reduce the electric field on the TD, defined as TD voltage/100Å physical thickness, as shown in Fig. 5.1(b). Therefore, the flash memories with high- $\kappa$  TDs will reduce capacitive coupling from control gate to floating gate, exhibit large IPD electric field as well as small TD electric field.

Linear and saturation region transfer characteristics of the stacked-gate flash memories with various high- $\kappa$  TDs are shown in Fig. 5.2. The flash memories with high-k TDs not only depict the degraded subthreshold swing but also exhibit significantly large off-state current, especially for high drain bias, which are caused by the inevitable drain turn-on and the reduced gate coupling ratio. As the permittivity of tunnel dielectrics increases, more amount of drain voltage is coupled to floating gate, and deteriorates control gate controllability. Figure 5.3 indicates the output characteristics of stacked-gate flash memories with high- $\kappa$  TDs. Albeit the high- $\kappa$  TDs increase the drive current, remarkable drain turn-on are also observed. Figure 5.4 exhibits the substrate current of the flash memories with  $HfO_2$  IPD and high- $\kappa$  TDs. Referring to eq. (4-6) and (4-7), the maximum channel electric field of the high- $\kappa$  TDs is larger than SiO<sub>2</sub> TOX due to reduced gate coupling. Consequently, the high- $\kappa$  TDs will increase drain current as well as enhance impact ionization, contributing to larger than 2 times maximum substrate current increment. This result clearly reveals that the high-k TDs can increase hot electron injection and the improvement in CHE programming can be predicted.

## 5.3.2 Program/Erase Characteristics of Flash Memories with HfO<sub>2</sub> IPD and High-κ TDs

The CHE current injected to the FG of the stacked-gate flash memories with

HfO<sub>2</sub> IPD and high-κ TDs is compared in Fig. 5.5(a). By replacing SiO<sub>2</sub> TOX to high-κ tunnel dielectrics, the injected hot electron current from the substrate to the FG is obviously increased. Figure 5.5(b) shows the calculated CHE injection efficiency of the stacked-gate flash memories with HfO<sub>2</sub> IPD and high-κ TDs. Similarly, the enhanced injection efficiency is obtained by increasing the  $\kappa$ -value of the tunnel dielectrics. The CHE programming times as a function of V<sub>GS</sub> for various TDs are shown in Fig. 5.6. For the 10 µs programming time, the control gate voltage can be reduced by 16%, 18% and 27% with replacing SiO<sub>2</sub> TOX to Si<sub>3</sub>N<sub>4</sub>, Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> TD, respectively. Although the electric field on high-κ tunnel dielectrics is lower than SiO<sub>2</sub> TOX, enhanced impact ionization rate and lower φ<sub>B</sub> contribute to higher CHE programming speed. As a result, the flash memories with HfO<sub>2</sub> IPD and high-κ TDs are suitable to supplant presently tunneling oxide in NOR-type array architectures.

Figure 5.7 compares the FN tunneling current injected to FG under CFN programming schemes of the stacked-gate flash memories with HfO<sub>2</sub> IPD and high- $\kappa$  TDs. Injected FN current reveals a stronger dependence on the permittivity of the TDs than HE current. More than 10 times FN current reduction is observed while replacing tunneling oxide to high- $\kappa$  TDs. Figure 5.8 shows the relationships between CFN programming time and V<sub>GS</sub> for flash memories with different TDs. Obviously, the degradation of CFN programming speed can be ascribed to the reduced tunneling current from substrate into the FG. Compared to the results in Fig. 5.6, the benefit of employing high- $\kappa$  TDs is obviously only effective in CHE programming rather than in CFN programming. This is ascribed to that FN tunneling current is exponentially dependent on the electric field, the smaller electric field on high- $\kappa$  TDs reduces electron injection efficiency than SiO<sub>2</sub> TOX. Therefore, the application of the high- $\kappa$  TDs in the stacked-gate flash memories with CFN programming is unbeneficial,

contrary to the CHE programming.

Figure 5.9(a) compares the programmed state IPD electric field of the stacked-gate flash memories as a function of V<sub>GS</sub> with floating drain and substrate. Increasing the  $\kappa$ -value of the TDs will lead to undesired IPD electric field increment, the high- $\kappa$  TDs may deteriorate erase window through charge injection between the FG and the control gate. As seen in Fig. 5.9(b), the flash memories with high- $\kappa$  TDs also reduce electric field on the TDs and degrade erasing speeds, similar to the CFN programming. Referring to Fig. 4.11, large positive electric field for flash memories with high-κ TDs will limit electron in the FG to be erased through tunnel dielectrics while enhance unwanted electron injection from control gate to FG. Consequently, flash memories with HfO<sub>2</sub> IPD and high-K TDs are therefore expected to reduce erasing speed as well as narrow down erasing window. Figure 5.10 compares the FN tunneling current ejected from the FG under SFN erasing schemes of the stacked-gate flash memories with HfO<sub>2</sub> IPD and high- $\kappa$  TDs. Ejected FN current reveals a strong dependence on the permittivity of the TDs. Similar to the CFN programming, larger than 80 times FN current reduction is observed while replacing  $SiO_2$  TOX to high- $\kappa$ TDs during erase. The SFN erasing time verse V<sub>G</sub> for flash memories with HfO<sub>2</sub> IPD and high- $\kappa$  TDs is shown in Fig. 5.11. Employing high- $\kappa$  dielectrics as the TD also tremendously degrades erasing speed directly ascribed to the decreased gate coupling ratio, which is larger than 18% and 48% for Al<sub>2</sub>O<sub>3</sub> TD and HfO<sub>2</sub> TD, respectively. In summary, operation voltage reductions are listed in Table 5.2.

Consider CHE programming scheme, the flash memories with  $HfO_2$  IPD and high- $\kappa$  TDs exhibit larger than 18% and 27% voltage reduction for  $Al_2O_3$  TD and  $HfO_2$  TD, respectively. The improvement is apparently greater than the flash memories with high- $\kappa$  IPDs. Our simulation results clearly indicate stacked-gate flash memories with  $HfO_2$  IPD and high- $\kappa$  TDs can be used to replace conventional NOR-type flash cells, in terms of control gate voltage scaling and operation speed promotion.

## 5.4 Summary

The effects of high- $\kappa$  TDs on program/erase performance of the stacked-gate flash memories are investigated. The results are quite contrary with respect to high- $\kappa$ IPD. Due to the reduced gate coupling ratio, the programming/erasing speed of the stacked-gate flash memories with high- $\kappa$  TDs by using FN tunneling is helpless in operation voltage reduction. On the other hand, the increased electric field on HfO<sub>2</sub> IPD would produce excess charge loss and narrow the operation window between programmed and erased state. Although the electric field on high- $\kappa$  tunnel dielectrics is lower than SiO<sub>2</sub> TOX, enhanced impact ionization rate and lower  $\phi_B$  contribute to higher CHE injection current and efficiency. Consequently, high- $\kappa$  TDs are only effective for the memories programmed/erased with hot electron injection rather than FN tunneling. Due to the contrary improvement in programming/erasing schemes with respect to high- $\kappa$  IPDs described in Chapter 4, high- $\kappa$  TDs are suitable for next decade NOR-type stacked-gate flash memories.

	TD Thickness κ		$\Delta E_{C}(\phi_{B})$
SiO <sub>2</sub>	100Å	3.9	3.2
Si <sub>3</sub> N <sub>4</sub>	100Å	7.5	2.1
Al <sub>2</sub> O <sub>3</sub>	100Å	9	2.8
HfO <sub>2</sub>	100Å	25	1.5

Table 5.1 Dielectric constants and conduction band offsets with respect to Si of the TD materials with fixed HfO<sub>2</sub> IPD for simulated stacked-gate flash memories.

Table 5.2 Operation voltage reduction of stacked gate flash memories with  $HfO_2$  IPD and high- $\kappa$  TDs.

3		HfO <sub>2</sub>	Al <sub>2</sub> O <sub>3</sub>	Si <sub>3</sub> N <sub>4</sub>	SiO <sub>2</sub>
GCR 🧃		0.422	0.662	0.701	0.814
DCR		0.056	0.042	0.039	0.029
SCR		0.236	0.138	0.122	0.076
GCR Degradation		-48.03%	-18.37%	-13.72%	
DCR Degradation		-86.29%	-39.80%	-30.77%	
SCR Degradation		-206.89%	-79.71%	-59.04%	
10µs CHE Program	V <sub>GS</sub>	7.33	8.25	8.42	10.05
	Improvement	27.08%	17.91%	16.19%	
10µs CFN Program	V <sub>GS</sub>	13.72	10.92	9.97	7.65
	Degradation	-79.35%	-42.75%	-30.33%	
0.1ms SFN Erase	V <sub>GS</sub>	-11.01	-8.83	-7.82	-6.23
	Degradation	-76.73%	-41.73%	-25.52%	



Fig. 5.1 (a) IPD (b) TD electric field as a function of control gate voltages of erased state stacked-gate flash memories with HfO<sub>2</sub> IPD and high- $\kappa$  TDs under V<sub>D</sub> = V<sub>B</sub> = V<sub>S</sub> = -9.0V. High- $\kappa$  TDs can increase IPD electric field as well as reduce TD electric field.



Fig. 5.2 (a) Linear region (b) saturation region transfer characteristics of stacked-gate flash memories with HfO<sub>2</sub> IPD and high- $\kappa$  TDs. The flash memories with HfO2 IPD and high- $\kappa$  TDs not only depict the degraded subthreshold swing but also exhibit significantly large off-state current.



Fig. 5.3 Output characteristics of stacked-gate flash memories with  $HfO_2$  IPD and high- $\kappa$  TDs.



Fig. 5.4 Substrate current of stacked-gate flash memories with  $HfO_2$  IPD and high- $\kappa$  TDs. Maximum substrate current is substantially dependent of the  $\kappa$ -values of TDs.



Fig. 5.5 (a) CHE current injected to FG (b) CHE injection efficiency as a function of control gate voltages of stacked-gate flash memories with HfO<sub>2</sub> IPD and high- $\kappa$  TDs at V<sub>DS</sub> = 5.0V. Flash memories with high- $\kappa$  TDs dramatically enhance injection efficiency than SiO<sub>2</sub> TOX.



Fig. 5.6 CHE programming time as a function of control gate voltages of stacked-gate flash memories with  $HfO_2$  IPD and high- $\kappa$  TDs at  $V_{DS} = 5.0V$ .



Fig. 5.7 CFN current injected to FG as a function of control gate voltages of stacked-gate flash memories with HfO<sub>2</sub> IPD and high- $\kappa$  TDs at V<sub>DS</sub> = 5.0V.


Fig. 5.8 CFN programming time as a function of control gate voltages of stacked-gate flash memories with HfO<sub>2</sub> IPD and high- $\kappa$  TDs at V<sub>D</sub> = V<sub>B</sub> = V<sub>S</sub> = -9.0V. Obvious degradation in CFN programming speed for high- $\kappa$  TDs is indicated.





Fig. 5.9 (a) Absolute IPD (b) TD electric field as a function of control gate voltages of programmed state stacked-gate flash memories with HfO<sub>2</sub> IPD and high- $\kappa$  TDs under V<sub>S</sub> = 5.0V. Drain and substrate terminals are floating. High- $\kappa$  TDs would increase IPD electric field as well as reduce TD electric field.



Fig. 5.10 SFN current ejected from FG of stacked-gate flash memories with HfO<sub>2</sub> IPD and high- $\kappa$  TDs under V<sub>S</sub> = 5.0V, floated drain and substrate terminal.



Fig. 5.11 SFN erasing time of stacked-gate flash memories with  $HfO_2$  IPD and high- $\kappa$  TDs. High- $\kappa$  TDs crucially deteriorate SFN erasing speed.

## **CHAPTER 6**

# Study of Surface NH<sub>3</sub> Nitridation on the Trapping Characteristics and Dielectric Reliabilities of Al<sub>2</sub>O<sub>3</sub> IPD

### **6.1 Introduction**

Fast low-power nonvolatile memories are required for future wireless communication products. In the recent flash memory technologies, short program/erase times and operating voltage reductions are the most important issues to realize high speed/low power operation [23], [89]-[91]. For EEPROM and flash memory devices, the inter-poly dielectric (IPD) requires a high charge-to-breakdown (Q<sub>BD</sub>), high breakdown field and low leakage current to obtain good data retention characteristics [92]-[94]. It is not sufficient to meet the stringent data retention requirement of IPD while applying thermal or CVD oxynitride technologies due to the unavoidable leakage current [29]-[32], [95]. In order to accomplish this without a trade-off between low power and high speed operations, high coupling ratio should be achieved by increasing the floating gate capacitance [89], [90], [96]-[103].

There are three different approaches can be used to increase coupling ratio. First, decrease the IPD thickness. Oxide/nitride/oxide (ONO) multi-layered films had been extensively investigated and frequently used as the dielectric layer in the flash memory devices and other applications [104]-[106]. However, decreasing the

thickness of the IPD to increase the coupling ratio may cause serious leakage and reliability problems which are fatal in the retention time of flash memories. Secondly, increase the area of the IPD capacitor. High capacitive-coupling ratio cell [96]-[98], 3-dimension interpoly dielectric [100], and hemisphere grain [101], [102] had been proposed to effective increase the capacitance area and lower the control gate bias. Although the coupling ratio of above mentioned cell structures could be dramatically improved, they must be fabricated with many additional process steps for fabrication such complex structures and be difficult to control well. The final approach is to increase the dielectric constant ( $\kappa$ ) of IPD materials [22], [23], [27], [107]-[114]. Therefore, it is straightforward and effective to incorporate alternative high dielectric constant (high- $\kappa$ ) materials on nonvolatile memories to replace oxide/nitride/oxide IPD for increasing floating gate capacitance without increasing cell area and complexity of fabrication while suppressing charge loss.

In Chapter 4, we have demonstrated that the control gate voltage can be reduced greater than 30% with high- $\kappa$  IPDs through MEDICI simulation. Among those potential candidates, aluminum oxide (Al<sub>2</sub>O<sub>3</sub>) is the most attractive for IPD applications in nonvolatile flash memories because of its higher conduction band offset with respect to the underlying poly-Si electrode and its higher permittivity with respect to Si<sub>3</sub>N<sub>4</sub> [17], [21], [84], [85], [112], [115]. Previously, Lee *et al.* had been shown the benefits of using an Al<sub>2</sub>O<sub>3</sub> IPD for low voltage/high speed flash memories in simulations [21]. In this chapter, the effect of surface NH<sub>3</sub> nitridation on the electrical properties and reliability characteristics of dc reactive-sputtered (RS) Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors are studied. It is found that the incorporation of nitrogen on the bottom poly-Si surface can not only reduce leakage current by one order of magnitude, but also enhance the breakdown field and the Q<sub>BD</sub> as well. This is ascribed to the

resultant smoother interface between the dielectric and the floating gate by surface nitridation and less electron traps in the bulk. Auger electron spectroscopy (AES) depth profile also shows that the surface nitridation can effectively eliminate inter-diffusion between  $Al_2O_3$  IPD and underneath poly-Si.

### **6.2 Experimental Details**

The n<sup>+</sup>-polysilicon/Al<sub>2</sub>O<sub>3</sub>/n<sup>+</sup>-polysilicon capacitors were fabricated on 6-inch p-type (100)-oriented silicon wafers. Silicon wafer was thermally oxidized at 950°C to grow a 2000Å buffer oxide. 2000Å bottom polysilicon film (Poly-I) was deposited on the buffer oxide by low pressure chemical vapor deposition (LPCVD) system using SiH<sub>4</sub> gas at 620°C and subsequently implanted with phosphorous at 5×15cm<sup>-2</sup>, 20keV, then activated with RTA at 950°C for 30s. Prior to the growth of Al<sub>2</sub>O<sub>3</sub> IPDs, the native oxide covered Poly-I was cleaned by the conventional RCA cleaning and diluted HF etching in sequence for the removal of particles and native oxides. The surface of Poly-I prepared in this matter was known to be contamination free and terminated with atomic hydrogen. After being wet cleaned and dipped in HF solution, several samples were subjected to ammonia (NH<sub>3</sub>) nitridation in the LPCVD furnace at 800°C for 1hour. Then, 10nm Al<sub>2</sub>O<sub>3</sub> IPD was deposited by reactive sputtering (RS) in an Ar/O<sub>2</sub> ambient. Annealing of Al<sub>2</sub>O<sub>3</sub> IPDs was carried out by rapid thermal annealing at 800°C in an O2 atmosphere for 30s. Subsequently, a 2000Å top polysilicon layer (Poly-II) was deposited by LPCVD and implanted with phosphorous at 5×15cm<sup>-2</sup>, 20keV. Dopants were then activated with RTA at 950°C for 30s. Finally, 5000Å TEOS oxide passivation and Al metal pads were defined. The cross-sectional

view and key process steps of  $Al_2O_3$  inter-poly capacitor with surface  $NH_3$  nitridation and post-deposition oxygen annealing are shown in Fig. 6.1 and 6.2, respectively.

The equivalent oxide thickness (EOT) was obtained from the high frequency (100kHz) capacitance-voltage (*C-V*) measurement using a Hewlett-Packard (HP) 4284. Moreover, the physical thickness was estimated by high resolution transmission electron microscopy (HRTEM). The electrical properties and reliability characteristics of the inter-poly capacitors were measured using a HP4156C semiconductor parameter analyzer. The atomic concentrations and depth profiles of the Al<sub>2</sub>O<sub>3</sub> IPD were extracted by AES. The blanket wafers with Al<sub>2</sub>O<sub>3</sub> dielectric deposition on top of the Poly-I annealed at various PDA temperatures were also prepared for surface roughness measurement by atomic force microscopy (AFM).



## 6.3 Results and Discussions

In this chapter, the effects of surface  $NH_3$  nitridation on the dc reactive-sputtered  $Al_2O_3$  IPD are investigated in terms of leakage current, surface roughness and dielectric reliabilities.

### 6.3.1 Investigation of Surface NH<sub>3</sub> Nitridation Effects on the RS Al<sub>2</sub>O<sub>3</sub> IPD

The current density-effective electric field (breakdown voltage/EOT) (*J-E*) characteristics of the 800°C-annealed  $Al_2O_3$  inter-poly capacitors with and without NH<sub>3</sub> nitridation on the Poly-I surface at 800°C for 1hr are seen in Fig. 6.3(a). The *J-E* curves reveal a rapid rise in leakage current at electric field beyond 5 MV/cm due to

Fowler-Nordheim (FN) tunneling through the Al<sub>2</sub>O<sub>3</sub> IPD. It is found that the sample with NH<sub>3</sub> nitridation results in an almost one order of magnitude reduction in positive-biased leakage current density, compared to the sample without NH<sub>3</sub> nitridation. Similarly, a leakage current with 10 times reduction is also observed in negative polarity. Figure 6.3(b) indicates *C-V* curves of 800°C-annealed Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with and without surface NH<sub>3</sub> nitridation. Comparing to conventional MOS-capacitors, inter-poly capacitors have large minimum capacitance due to heavy doping in Poly-I. The EOT of sample with and without nitridation is 4.6nm and 5.6nm, respectively. Surface nitridation can effectively suppress the interfacial layer (IL) growth, and results in 1nm EOT thinning, which can be evidenced by HRTEM images shown in Fig. 6.4.

It is important to monitor both the leakage current uniformity and breakdown field of IPD to inspect the charge loss conditions through low and high electric field for flash memories biased at read and program/erase scheme, respectively. According to the simulated electric field shown in Fig. 4.2, leakage current density at 3 MV/cm and 8 MV/cm is chosen to be the indicators of charge loss through Al<sub>2</sub>O<sub>3</sub> IPD at read and program scheme, respectively. Figure 6.5 compares the Weibull distributions of the leakage current density of Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors after 800°C PDA with and without NH<sub>3</sub> nitridation in both polarities. Strong polarity dependence between positive and negative bias is evident in Al<sub>2</sub>O<sub>3</sub> IPD with and without nitridation, leakage current at positive bias is higher than negative bias, which can be partially explained by asymmetric band diagrams for electron injection. Although the leakage current reduction at low electric field is inconspicuous, surface nitridation can effectively suppress high electric field leakage current, especially for positive gate voltage. The results apparently demonstrate Al<sub>2</sub>O<sub>3</sub> IPD with surface nitridation can

effectively reduce charge loss from floating gate to control gate as well as carrier injection from control gate to floating gate, better retention and disturb characteristics are expected by replacing ONO IPD to Al<sub>2</sub>O<sub>3</sub> IPD.

Figure 6.6 examines the Weibull distributions of the effective breakdown field in the Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors after 800°C PDA with and without surface NH<sub>3</sub> nitridation for both polarities. A breakdown field improvement of more than 2 MV/cm is clearly observed on the nitridated samples for both positive and negative polarities. Higher breakdown is helpful to reduce charge transportation path between control gate and floating gate. Dielectric relaxation current (transient gate current) for the 800°C-annealed Al<sub>2</sub>O<sub>3</sub> IPDs with and without NH<sub>3</sub> nitridation was measured instantly after a 2V voltage step, which is shown in Fig. 6. 7. J(t) follows a t<sup>-n</sup> dependence with n close to 1 for 10 decades of times, which can be explained by Curie-von Schweidler law and double potential well model [116]-[118]. Due to the asymmetry of the energy band structure, electron transport is easier in positive polarity than negative polarity. As a result, positive polarity shows larger relaxation current. Moreover, samples with NH3 nitridation apparently reduce relaxation current, which can be ascribed to the reduced bulk defects. Al<sub>2</sub>O<sub>3</sub> IPD with surface nitridation clearly suppresses the relaxation current due to smaller trapping density and trapping rate, as shown in below.

Figure 6.8(a) depicts the charge trapping curves of the  $800^{\circ}$ C-PDA Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with and without nitridation under a constant current stress (CCS) of 5 mA/cm<sup>2</sup> and 1 mA/cm<sup>2</sup>, respectively, in both polarities. The increase in the absolute gate voltage is obviously coming from electron trapping. It is noted that the Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with surface nitridation, albeit subjected to a larger stressing current, show a much smaller electron-trapping rate than those without

nitridation. Figure 6.8(b) demonstrates the corresponding Weibull distributions of  $Q_{BD}$  for two splits. Clearly, the Al<sub>2</sub>O<sub>3</sub> inter-poly capacitor with NH<sub>3</sub> nitridation has a nearly one order of magnitude improvement. This trend is fully consistent with the results in Fig. 6.8(a), i.e., higher trapping rate will lead to lower Q<sub>BD</sub>. The relatively reduced electron trapping rate is also consistent to the suppressed dielectric relaxation current for the IPD with NH<sub>3</sub> nitridation.

### 6.3.2 Conduction Mechanism of the RS Al<sub>2</sub>O<sub>3</sub> IPD

Figure 6.9(a) shows the J-E characteristics of  $800^{\circ}$ C-annealed Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with and without NH<sub>3</sub> nitridation measured at four different temperatures, 25°C, 75°C, 100°C and 125°C. The effect on the leakage current as the temperature rises from room temperature to 125°C is minor, which confirms that the FN tunneling dominates the conduction mechanism, rather than Frenkel-Poole tunneling. Moreover, despite measuring temperatures, positive-biased leakage current is always higher than negative-biased current. Effective barrier heights ( $\phi_B$ ) of the 800°C-annealed Al<sub>2</sub>O<sub>3</sub> IPD with and without NH<sub>3</sub> nitridation in both polarities are extracted in Fig. 6.9(b). In positive polarity, the  $\varphi_B$  of the Al<sub>2</sub>O<sub>3</sub> IPD with and without NH<sub>3</sub> nitridation are 1.54eV and 1.25eV, respectively, from fitting the voltage dependence of the FN tunneling current by assuming effective electron mass in  $Al_2O_3$  of being  $0.2m_0$  [119]. Higher  $\varphi_B$  can reduce electron tunneling probability and lead to lower leakage current density. However, the barrier heights in negative polarity are 1.62eV with nitridation and 1.59eV without. The nearly identical  $\varphi_B$  value cannot account for the reduction of the lower leakage current of nitridated IPD in negative polarity, as compared with non-nitridated IPD. We ascribe this result to the small concentration of oxygen vacancies existed in the Al<sub>2</sub>O<sub>3</sub> IPD after 800°C PDA in oxygen ambient, which will be

further discussed later.

### 6.3.3 Polarity Dependence of the RS Al<sub>2</sub>O<sub>3</sub> IPD

Although Poly-I and Poly-II have similar fabrication process, our results clearly indicate asymmetric polarity characteristics. The enhanced breakdown field and reduced leakage current of nitrided samples in positive polarity may be attributed to the reduced interfacial reaction between the IPD and Poly-I films and smoother surface roughness of the Poly-I films. This speculation is supported by the results of the AFM images, shown in Fig. 6.10. Before IPD deposition, the RMS roughness of the Poly-I surface is 2.57nm and 2.64nm, respectively, with and without nitridation. After a 150°C hot phosphoric acid (H<sub>3</sub>PO<sub>4</sub>) etching step with the Al<sub>2</sub>O<sub>3</sub>/Poly-Si selectivity larger than 60, the RMS roughness of the bottom interface with and without surface nitridation are 2.76nm and 3.32nm, respectively. Significantly rough surface is observed for the sample without NH<sub>3</sub> nitridation. A smoother interface is helpful in reducing the localized field and, hence, results in lower leakage current and higher breakdown field [120], [121].

The origin of the resulting smoother interface is hypothesized to be closely related to the capability of Si-N layer in blocking oxygen diffusion during post-deposition  $O_2$  annealing. From the high-frequency *C-V* measurements, the EOTs of the  $Al_2O_3$  IPD layers after 800°C PDA with and without NH<sub>3</sub> nitridation are 4.6nm and 5.6nm, respectively, as seen in Fig. 6.3(b). In addition, from the AES analyses of the  $Al_2O_3$  inter-poly capacitors after 800°C annealing, shown in Fig. 6.11, the profiles of Si and oxygen at  $Al_2O_3$ /Poly-I interface indicate that the NH<sub>3</sub> nitridation can block the inter-diffusion of Si and O. Without surface passivation, Al and O atoms are more

likely to react with Si and may form additional silicon dioxide and/or aluminum silicate with relatively lower  $\kappa$  value [122]. High resolution TEM images of Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors after 800°C annealing with and without surface NH3 nitridation are inspected in Fig. 6.4. Further evidence from TEM images also reveals a thicker interface layer and rough interface for the non NH<sub>3</sub>-nitrided sample. As a result, higher EOT value and a rougher surface are therefore obtained. As indicated in Fig. 6.3 and 6.5, the asymmetry in the gate current with respect to the injection polarity can only be partly explained by the difference in barrier heights between Poly-Si and Al<sub>2</sub>O<sub>3</sub> IPD. The asymmetric leakage current dependence can be ascribed to asymmetric band diagram for carrier tunneling [123]. For negative polarity, the interfacial layer acts as a capacitive voltage divider and reduces the injection fields. For positive polarity, the interfacial layer appears to be transparent and can be neglected.

Second, the improvement of electrical properties in negative polarity cannot be fully attributed to the smooth surface roughness and large barrier height. Thus, we suspect that surface nitridation may effectively reduce the concentration of oxygen vacancies during post-deposition high temperature annealing due to its capability to block oxygen diffusion; in this case, oxygen molecules could have higher probability to compensate or exchange the unsaturated/strained bonds in the as-deposited Al<sub>2</sub>O<sub>3</sub>. In addition, strained Si-O bonds in the as-deposited film can be replaced with un-strained Si-O bonds due to oxygen exchange during post-deposition annealing [124]. Consequently, nitridation will cause more oxygen vacancies to be compensated during post-deposition oxygen annealing, resulting in a smaller tunneling current and higher Q<sub>BD</sub> for negative polarity. Surface NH<sub>3</sub> nitridation therefore exhibits a highly potential to diminish charges transfer between control gate and floating gate of the stacked-gate flash memories.

### 6.4 Summary

The effect of NH<sub>3</sub> nitridation of Poly-I on the electrical properties and reliability characteristics of the Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors are evaluated in this chapter. With surface NH<sub>3</sub> nitridation, the formation of an additional layer with lower dielectric constant during post-annealing process can be significantly suppressed and reduced the EOT to 4.6nm, compared to that without nitridation treatment. For positive gate bias, IPD with NH<sub>3</sub> surface nitridation can significantly suppress the formation of an additional layer with lower dielectric constant during post-annealing process and obtain smoother interface, compared to that without nitridation treatment. Furthermore, the presence of a thin Si-N layer can make PDA more effective in eliminating traps existing in the as-deposited films and improve dielectric characteristics under negative polarity. As a result, a smoother interface and smaller electron trapping rate can contribute to the drastically reduced leakage current, enhanced breakdown field and Q<sub>BD</sub> of Al<sub>2</sub>O<sub>3</sub> interpoly capacitors with surface NH<sub>3</sub> nitridation for both polarities. AES depth profile also showed that the surface nitridation can effectively eliminate inter-diffusion between Al<sub>2</sub>O<sub>3</sub> IPD and underneath poly-Si. Surface NH<sub>3</sub> nitridation therefore is expected to exhibit a highly potential to diminish charges transfer between control gate and floating gate of the stacked-gate flash memories.

NH <sub>3</sub> nitridation	EOT (Å)	Poly-I surface roughness (nm)	63% Q <sub>BD</sub> (mC/cm <sup>2</sup> )	
			positive	negative
with	46	2.76	65.1	170.5
without	56	3.32	5.4	9.2

Table 6.1 EOT, Poly-I surface roughness and 63%-failure  $Q_{BD}$  values of the 800°C-annealed Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with and without surface NH<sub>3</sub> nitridation.





Fig. 6.1 Cross-sectional view of  $Al_2O_3$  inter-poly capacitor with surface  $NH_3$  nitridation and post-deposition oxygen annealing.



Fig. 6.2 Key process steps of  $Al_2O_3$  inter-poly capacitor with surface  $NH_3$  nitridation and post-deposition oxygen annealing.



Fig. 6.3 (a) *J-E* characteristics (b) *C-V* curves of  $800^{\circ}$ C-annealed Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with and without surface NH<sub>3</sub> nitridation under both polarities. Surface nitridation is beneficial in thinning EOT and lowering leakage current density compared to samples without nitridation.







(b)

Fig. 6.4 High resolution TEM images of  $Al_2O_3$  inter-poly capacitors after  $800^{\circ}C$  annealing (a) with (b) without surface NH<sub>3</sub> nitridation. Physical thickness of  $Al_2O_3$  IPD is estimated to be 8.5 nm. Samples with NH<sub>3</sub> nitridation can effectively reduce interfacial layer growth and smooth interface roughness.



Fig. 6.5 Leakage current density Weibull distributions at 3 MV/cm and 8 MV/cm of  $800^{\circ}$ C-annealed Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with and without NH<sub>3</sub> nitridation under (a) positive V<sub>G</sub> (b) negative V<sub>G</sub>. Surface NH<sub>3</sub> nitridation can effectively reduce low and high field leakage current under both polarities.



Fig. 6.6 Effective breakdown field Weibull distributions of  $800^{\circ}$ C-annealed Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with and without NH<sub>3</sub> nitridation in both polarities.



Fig. 6.7 Dielectric relaxation current of  $800^{\circ}$ C-annealed Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with and without NH<sub>3</sub> nitridation in both polarities.



Fig. 6.8 (a) Curves of gate voltage shift (b)  $Q_{BD}$  Weibull plots of  $Al_2O_3$  inter-poly capacitors after 800°C annealing with and without surface NH<sub>3</sub> nitridation under constant current stress. Samples with NH<sub>3</sub> nitridation can suppress electron-trapping generation and increase  $Q_{BD}$ .



Fig. 6.9 (a) Measuring temperature dependence of leakage current density (b) Fowler-Nordheim tunneling fitting of  $Al_2O_3$  inter-poly capacitors after  $800^{\circ}C$  annealing with and without surface NH<sub>3</sub> nitridation.



Fig. 6.10 AFM images ( $5\mu$ m× $5\mu$ m) of the poly-I surface before Al<sub>2</sub>O<sub>3</sub> IPD deposition (a) with (b) without surface NH<sub>3</sub> nitridation, and after 800°C O<sub>2</sub> annealing (c) with (d) without surface NH<sub>3</sub> nitridation. Surface nitridation can eliminate surface roughness apparently.



Fig. 6.11 AES depth profiles of  $Al_2O_3$  inter-poly capacitors after 800°C annealing with and without surface NH<sub>3</sub> nitridation. Surface nitridation clearly suppresses interfacial Al, O and Si inter-diffusion.



## **CHAPTER 7**

## Effects of PDA Temperature on the Electrical Properties of Al<sub>2</sub>O<sub>3</sub> IPD with NH<sub>3</sub> Nitridation

### 7.1 Introduction

With the scaling down of thickness of the inter-poly dielectrics (IPD), the quality of dielectric becomes very critical for the application of the EEPROM and flash nonvolatile memories. Lower leakage of the dielectric means longer data retention time. In previous chapter, Al<sub>2</sub>O<sub>3</sub> IPD with surface NH<sub>3</sub> nitridation has been shown improved electrical properties. It is found that the incorporation of nitrogen on the bottom poly-Si surface can not only reduce leakage current by one order of magnitude, but also enhance the breakdown field and the charge-to-breakdown  $(Q_{BD})$ as well. This is ascribed to the resultant smoother interface between the dielectric and the floating gate by surface nitridation and less electron traps in the bulk. However, the  $Q_{BD}$  is quite low. Moreover, the effect of post-deposition annealing (PDA) temperature on the electrical properties and reliability characteristics of dc reactive-sputtered Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with surface NH<sub>3</sub> nitridation are studied in this chapter. The electrical properties of the Al<sub>2</sub>O<sub>3</sub> IPD are strongly influenced by the PDA temperature. The optimum is 900°C in terms of leakage current, electron trapping rate and Q<sub>BD</sub>. X-ray photoelectron spectroscopy (XPS) and Auger electron spectroscopy (AES) depth profile showed that the excess oxygen plays an important

role in determining the resultant IPD electrical properties.

### 7.2 Experimental Details

The n<sup>+</sup>-polysilicon/Al<sub>2</sub>O<sub>3</sub>/n<sup>+</sup>-polysilicon capacitors were fabricated on 6-inch p-type (100)-oriented silicon wafers. Silicon wafer was thermally oxidized at 950°C to grow a 2000Å buffer oxide. 2000Å bottom polysilicon film (Poly-I) was deposited on the buffer oxide by low pressure chemical vapor deposition (LPCVD) system using SiH<sub>4</sub> gas at  $620^{\circ}$ C and subsequently implanted with phosphorous at  $5 \times 15$  cm<sup>-2</sup>, 20 keV, then activated with RTA at 950°C for 30s. Prior to the growth of Al<sub>2</sub>O<sub>3</sub> IPDs, the native oxide covered Poly-I was cleaned by the conventional RCA cleaning and diluted HF etching in sequence for the removal of particles and native oxides. The surface of Poly-I prepared in this matter was known to be contamination free and terminated with atomic hydrogen. After being wet cleaned and dipped in HF solution, all samples were subjected to ammonia (NH<sub>3</sub>) nitridation in the LPCVD furnace at 800°C for 1hour. Then, 10nm Al<sub>2</sub>O<sub>3</sub> IPD was deposited by reactive sputtering (RS) in an Ar/O<sub>2</sub> ambient. Annealing of Al<sub>2</sub>O<sub>3</sub> IPDs was carried out by rapid thermal annealing at temperatures ranging from 800°C to 1000°C in an O<sub>2</sub> atmosphere for 30s. Subsequently, a 2000Å top polysilicon layer (Poly-II) was deposited by LPCVD and implanted with phosphorous at  $5 \times 15 \text{ cm}^{-2}$ , 20keV. Dopants were then activated with RTA at 950°C for 30s. Finally, 5000Å TEOS oxide passivation and Al metal pads were defined. The cross-sectional view and key process steps of Al<sub>2</sub>O<sub>3</sub> inter-poly capacitor with surface NH<sub>3</sub> nitridation and post-deposition oxygen annealing are the same as Fig. 6.1 and 6.2, respectively.

The equivalent oxide thickness (EOT) was obtained from the high frequency (100kHz) capacitance-voltage (*C-V*) measurement using a Hewlett-Packard (HP) 4284 LCR meter. Moreover, the physical thickness was estimated by high resolution transmission electron microscopy (HRTEM). The electrical properties and reliability characteristics of the inter-poly capacitors were measured using a HP4156C semiconductor parameter analyzer. The atomic concentrations and depth profiles of the Al<sub>2</sub>O<sub>3</sub> IPD were extracted by XPS and AES respectively. The blanket wafers with Al<sub>2</sub>O<sub>3</sub> dielectric deposition on top of the Poly-I annealed at various PDA temperatures were also prepared for surface roughness measurement by atomic force microscopy (AFM). Phase change after high temperature annealing was analyzed by X-ray diffractometer (XRD).



## 7.3 Results and Discussions

In this chapter, the effect of PDA temperature on the RS  $Al_2O_3$  IPD with surface  $NH_3$  nitridation are investigated in terms of leakage current, surface roughness and dielectric reliabilities.

### 7.3.1 The Effects of Post-Deposition Temperature Annealing on the RS Al<sub>2</sub>O<sub>3</sub> IPD

Figure 7.1(a) indicates *C-V* curves of  $Al_2O_3$  inter-poly capacitors with surface NH<sub>3</sub> nitridation annealed at 800°C to 1000°C. The EOT is increased as raising annealing temperature, which can be ascribed to the thick interfacial layer (IL) growth. Figure 7.1(b) compares the *J-E* characteristics of the  $Al_2O_3$  inter-poly capacitors with

 $NH_3$  nitridation at various PDA temperatures under both polarities. It is found that the sample with 900°C annealing can effectively reduce the low-field leakage current than 800°C- and 1000°C-annealed samples, which is helpful to suppress charge loss from the floating gate.

Figure 7.2(a) presents the transient currents for the annealed Al<sub>2</sub>O<sub>3</sub> IPDs under a low field of 2 MV/cm in order to suppress the creation of stress-induced traps. Filling of the pre-existing electron traps in the dielectric leads to the decrease of the current leakage magnitude over time for all samples [115], [125]. Moreover, the rate of leakage current reduction in either polarity is nearly identical, suggesting that the traps are distributed uniformly across the films. Therefore, we believe that the dependence of the IPD characteristic on annealing temperature is closely related to the bulk defects in the dielectric, i.e., point defects. Dielectric relaxation current (transient gate current) for the annealed Al<sub>2</sub>O<sub>3</sub> IPDs was measured instantly after a gate voltage step, which is shown in Fig. 7.2(b). When gate voltage pulses are applied to inter-poly capacitors, the gate current amplitude reaches a high level instantly after the switch and then decays to a low constant level. The J-t curves are nearly a straight line in log-log scale with slope ~ -1 [126], [127]. Due to the asymmetry of the energy band structure, electron transport is easier in positive polarity than negative polarity. As a result, positive polarity shows larger relaxation current. Moreover, dielectric relaxation current is also depended on the PDA temperature. 900°C-annealing apparent reduce the relaxation current due to smaller trapping density and trapping rate, which is evidenced below.

Figure 7.3(a) depicts the curves gate voltage shifts of the  $Al_2O_3$  inter-poly capacitors with surface nitridation annealed at 800°C to 1000°C under a constant current stress (CCS) of 5 mA/cm<sup>2</sup> in both polarities. The increase in the absolute gate

voltage indicates that the primary mechanism responsible for the long-term wear-out in Al<sub>2</sub>O<sub>3</sub> is the creation of electron traps. Moreover, Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors annealed at 900°C exhibits small electron trapping rate than annealed at 800°C or 1000°C. The Weibull distributions of  $Q_{BD}$  for samples with various PDA temperatures are shown in Fig. 7.3(b). The dependence of  $Q_{BD}$  on polarity due to NH<sub>3</sub> nitridation has been discussed in previous chapter. For positive gate bias, IPD with NH<sub>3</sub> surface nitridation can significantly suppress the formation of an additional layer with lower dielectric constant during post-annealing process and obtain smoother interface, compared to that without nitridation treatment. Furthermore, the presence of a thin Si-N layer can make PDA more effective in eliminating traps existing in the as-deposited films and improve dielectric characteristics under negative polarity. The results clearly reveal Al<sub>2</sub>O<sub>3</sub> IPD with optimized 900°C PDA and surface NH<sub>3</sub> nitridation can effectively reduce electron trapping rate as well as obtain high Q<sub>BD</sub>, which can be ascribed to the less bulk defect density after high-temperature annealing.

The extracted dielectric constant ( $\kappa$ ) and IL thickness of Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with surface nitridation annealed at 800°C to 1000°C is seen in Fig. 7.4. The result is consistent with EOT extracted from *C-V* curves and clearly reveals Al<sub>2</sub>O<sub>3</sub> IPD with 900°C PDA exhibits better dielectric properties, i.e. higher  $\kappa$ -value and thinner IL, than 800°C and 1000°C annealing.

#### 7.3.2 Conduction Mechanism of the RS Al<sub>2</sub>O<sub>3</sub> IPD

Figure 7.5 illustrates the temperature dependence of gate current density at 6 MV/cm of  $Al_2O_3$  inter-poly capacitors with surface  $NH_3$  nitridation annealed at 800°C to 1000°C in  $O_2$  ambient. In general, all samples exhibited considerably weak

measuring temperature dependence on the leakage current density in either polarity, implying that the tunneling mechanism for the Al<sub>2</sub>O<sub>3</sub> IPD is Fowler Nordheim-like, rather than Frankel Poole-like. On the other hand, the magnitude of the leakage current was found to be strongly depended on the annealing temperature. The leakage current density of IPD subjected to 900°C annealing is less than 30 nA/cm<sup>2</sup> at 6 MV/cm, which is one order of magnitude lower as compared to 800°C annealing. Moreover, further increasing the annealing temperature up to 1000°C did not help improve the characteristic of the dielectric. The reason for this may be many-fold, and a more detailed description will be given later. According to the results shown in Fig. 7.1 and Fig. 7.5, we believes  $Al_2O_3$  IPD with 900°C PDA can significantly reduce the charge loss from floating gate due to less than 30 nA/cm<sup>2</sup> leakage current at 6 MV/cm even measured at 150°C. The extracted positive-biased and negative-biased effective barrier height ( $\phi_B$ ) of the 900°C-annealed Al<sub>2</sub>O<sub>3</sub> IPD is 2.18eV and 2.24eV, respectively, by assuming the effective electron mass in  $Al_2O_3$  to be  $0.2m_0$  [119]. Al<sub>2</sub>O<sub>3</sub> IPD with 900°C PDA exhibits the largest  $\varphi_B$  than 800°C- and 1000°C-annealed sample, which can reduce electron tunneling probability and lead to better charge retention characteristics.

The trapped charge centroid ( $X_t$ ) and density ( $Q_t$ ) in the Al<sub>2</sub>O<sub>3</sub> IPDs can be estimated according to the bi-directional *I-V* method [128], [129].

$$\mathbf{X}_{\mathbf{t}} = \mathbf{EOT} \times \left( \frac{\Delta \mathbf{V}_{\mathbf{G}}}{\Delta \mathbf{V}_{\mathbf{G}} + \Delta \mathbf{V}_{\mathbf{G}}} \right)$$
(7-1)

$$\mathbf{Q}_{\mathbf{t}} = \frac{\varepsilon_{\mathbf{0}\mathbf{X}}}{\mathbf{E}\mathbf{0}\mathbf{T}} \left( \Delta \mathbf{V}_{\mathbf{G}+} + \Delta \mathbf{V}_{\mathbf{G}-} \right)$$
(7-2)

where  $\epsilon_{ox}$  is the permittivity of SiO\_2,  $\Delta V_{G^+}$  and  $\Delta V_{G^-}$  are the gate voltage shifts when

Poly-II is positively and negatively stressed by a constant current respectively. Gate voltage shifts are extracted from the linear portion of the *J-V* curves at a current level 100 times smaller (1  $\mu$ A/cm<sup>2</sup>) than that of the injection current (100  $\mu$ A/cm<sup>2</sup>) in order to reduce possible re-emission of the trapped electrons [128]. Figure 7.6(a) compares the calculated X<sub>t</sub> of Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors annealed at various PDA temperatures under positive and negative CCS. Polarity dependent dielectric characteristics can be partially explained by variation of charge centroids. It is shown that the trapped charge centroid for negative CCS is relatively far away from the electron injection electrode, i.e. cathode, results in smaller charge trapping rate and higher Q<sub>BD</sub> than positive CCS, which is consistent with previous results. Traps near electron injection cathode in positive polarity also enhance dielectric relaxation current. Furthermore, as PDA temperature increases, both centroids of positive and negative CCS move from Al<sub>2</sub>O<sub>3</sub>/Poly-I interface toward Poly-II/Al<sub>2</sub>O<sub>3</sub> interface.

The trapped charge densities of Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors at various PDA temperatures under positive and negative CCS are shown in Fig. 7.6(b). Pronouncedly, negative CCS results in smaller trapped electron density than positive CCS, consistent with the lower trapping rate observed in Fig. 7.5(a). Moreover, IPD with 900°C annealing shows a nearly one order of magnitude reduction in the trapped charge density as compared to the 800°C-annealed sample. Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with optimized 900°C PDA and surface NH<sub>3</sub> nitridation can suppress electron trapping rate less than  $1 \times 10^{-4}$ , which is relatively small as comparing to the 800°C- and 1000°C-annealed samples. The corresponding band diagrams including charge centroids and trapped charge densities of Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with surface NH<sub>3</sub> nitridation under both polarities are drawn in Fig. 7.7. As charge centroid moving toward electron injection cathode, large voltage shift during CCS is induced

and enhances electron trapping. As a result, polarity dependent dielectric reliabilities are observed in the Al<sub>2</sub>O<sub>3</sub> IPDs regardless of annealing temperatures.

#### 7.3.3 Physical Evidences of the Optimized 900°C PDA

In order to study the XPS spectra of Al<sub>2</sub>O<sub>3</sub> dielectrics, the blanket wafers with Al<sub>2</sub>O<sub>3</sub> deposition on top of the Poly-I annealed at different PDA temperatures are prepared. The detected binding energy of the Al 2p and O 1s signals are calibrated by C 1s signal (284.5eV) [130]. As shown in Fig. 7.8(a), the binding energy of the Al 2p signal is found to gradually increase, while the binding energy of the O 1s signal decreases as the PDA temperature increases to 900°C. This consequence suggests that the dielectric becomes more completely oxidized during high temperature O<sub>2</sub> annealing (the electronegativity of Si, O and Al is 1.9, 3.44 and 1.61, respectively). However, as annealed temperature reaches up to 1000°C, the O binding energy increases but the Al binding energy remains unchanged as compared to the 900°C-annealed IPD. After arranging the background signal to equivalent level, as seen in Fig. 7.8(b), O intensity gradually increases but Al intensity saturates when annealing temperature is higher than 900°C. With annealing temperature larger than 900°C, the oxidation of Al metallic atoms is nearly completed, excess O from annealing ambient turns to oxidize underneath Si substrate and form additional SiO<sub>2</sub> interfacial layer, which is also proven by large EOT shown in Fig. 7.1(a). Both the turnovers of O binding energy and saturated Al intensity are strong evidence that large amounts of Si-O bonds are formed during 1000°C PDA.

Figure 7.9 presents the Al and O atomic concentrations extracted from XPS for various PDA temperatures. The O/Al ratio of as-deposited Al<sub>2</sub>O<sub>3</sub> IPD is found to be

higher than 1.5 due to oxygen-rich dielectric deposition [131]. Initially, this non-stoichiometric value decreases as the PDA temperature increases [132]. The O/Al atomic ratio reduces to a nearly stoichiometric value of 1.52 at 900°C, but increases again at 1000°C due to Al loss [133]. Moreover, increased O/Al atomic ratio at  $1000^{\circ}$ C is partially ascribed to the interfacial SiO<sub>2</sub> growth. According to the previous studies, the electrical properties of Al<sub>2</sub>O<sub>3</sub> were reported to be intimately correlated to the film composition. To explain the variation of electrical properties when the annealing temperature increases from 800 to 900°C, including breakdown field and Q<sub>BD</sub>, we resort to the changes in composition and surface roughness.

The Weibull distributions of breakdown fields for the samples are shown in Fig. 7.10. Sample with 800°C PDA has the largest effective breakdown field than 900°Cand 1000°C-annealed. Since the presence of excess free oxygen can suppress the aluminum rich defects and results in a larger breakdown field [134], the large breakdown field of 800°C-annealed Al<sub>2</sub>O<sub>3</sub> IPD can be partially explained by high O/Al ratio. Furthermore, surface roughness also play a key role in determine breakdown field. Taking into account the increased surface roughness of Poly-I upon increasing annealing temperature, as indicated in Fig. 7.11, our result shows that the 800°C-annealed sample did have a higher breakdown field than the 900°C-annealed quite straightforwardly.

In contrast, the dependence of  $Q_{BD}$  on the annealing temperature shown in Fig. 7.5 is not consistent with the trend in breakdown field. This occurrence owes to the fact that breakdown is triggered once a critical electron trap density is reached based on the so-called percolation model [71]. The critical electron trap density is strongly dependent on the thickness and inherent physical properties of the dielectric. Therefore, thicker IPDs coming from increasing the annealing temperature exhibit

higher Weibull slopes and  $Q_{BD}$  mean value. Moreover, an insufficient thermal annealing budget will result in excess oxygen presented in the bulk, which can act as efficient electron trap centers, making the dielectric more vulnerable to charge wear-out. As a result, the dielectric annealed at 900°C exhibits a better stoichiometric characteristic, smaller trapping rate, and lower trapped electron density, even though the effective breakdown is relatively small.

On the other hand, the situation with 1000°C annealing is more complex. There are several possible mechanisms responsible for the degradation. First, the amount of excess oxygen increases, acting as electron trap centers and degrades Q<sub>BD</sub>. Second, the formation of extra grain boundaries from the dielectric crystallization during such high temperature annealing serves as additional electron trapping sites [135]. Based on X-ray diffraction (XRD) spectra shown in Fig. 7.12, we observe that after 900°C annealing, the Al<sub>2</sub>O<sub>3</sub> film has crystallized. A diffraction peak associated with crystalline Al<sub>2</sub>O<sub>3</sub> appears at about 32.9° after 900°C PDA, which corresponds to the  $(20\overline{2})$  plane for monoclinic Al<sub>2</sub>O<sub>3</sub> [136]. Third, in Fig. 7.11, the measured surface roughness of Poly-I after selectively Al<sub>2</sub>O<sub>3</sub> IPD etching was found to increase from 2.89nm for the 900°C annealed IPD to 3.26nm for the 1000°C annealed Al<sub>2</sub>O<sub>3</sub> IPD. A rougher interface is more harmful due to the enhanced localized field which leads to higher leakage current, lower Q<sub>BD</sub> and effective breakdown field [121]. Fourth, the Al<sub>2</sub>O<sub>3</sub>/Si system is not stable at an ambient of 1000°C, and severe intermixing has been observed in previous research [137]. Figure 7.13 demonstrates the AES depth profiles for Al, O, N and Si elements. Clearly, the inter-diffusion between the Al<sub>2</sub>O<sub>3</sub> IPD and underlying Poly-I becomes more notable when annealed at 1000°C. The existence of these Al-Si-O mixtures may act as positive fixed charge centers [138] and facilitate the trapping of electrons. Fifth, phosphorous diffusing from poly-Si may act as a network modifier and produce non-bridging oxygen, resulting in increased atomic ratio as the PDA becomes higher than 900°C [139]. Consequently, the IPD annealed at 1000°C not only exhibits a slightly larger leakage current, but also a higher electron trapping rate and a smaller  $Q_{BD}$  than when annealed at 900°C.

## 7.4 Summary

The effects of PDA temperature on the electrical properties and reliability characteristics of the Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with surface NH<sub>3</sub> nitridation are evaluated in this chapter. It was found that the electrical properties of Al<sub>2</sub>O<sub>3</sub> IPD strongly depend upon the PDA temperature. 900°C annealing is the best condition for the Al<sub>2</sub>O<sub>3</sub> IPD electrical characteristic in terms of leakage current, electron trapping rate and Q<sub>BD</sub>. The XPS and AES analyses indicate that this consequence is closely related to the compositional changes and excess oxygen concentration when changing annealing temperature. The results apparently demonstrate Al<sub>2</sub>O<sub>3</sub> IPD with surface nitridation and optimized PDA temperature can effectively reduce charge transfer between control gate and floating gate, better retention and disturb characteristics are expected by replacing ONO IPD to Al<sub>2</sub>O<sub>3</sub> IPD. The Al<sub>2</sub>O<sub>3</sub> dielectric with surface NH<sub>3</sub> nitridation and 900°C annealing thus appears to be very promising for future flash memory devices. Table 7.1 lists several physical and electrical parameters, including EOT, Poly-I surface roughness and the 63%-failure Q<sub>BD</sub> values of the Al<sub>2</sub>O<sub>3</sub> IPDs with surface NH<sub>3</sub> nitridation annealed at various temperatures. κ-value, interfacial layer thickness and extracted  $\varphi_B$  of the Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with surface NH<sub>3</sub> nitridation at various PDA temperatures in  $O_2$  ambient are summarized in Table 7.2.

Table 7.1 EOT, Poly-I surface roughness and 63%-failure  $Q_{BD}$  values of the  $Al_2O_3$  inter-poly capacitors with surface  $NH_3$  nitridation under positive and negative CCS at various PDA temperatures in  $O_2$  ambient. Due to the extremely large leakage current, the corresponding EOT and 63%-failure  $Q_{BD}$  values of the as-deposited  $Al_2O_3$  inter-poly capacitors can not be determinable.

PDA (°C)	EOT (Å)	Poly-I surface roughness (nm)	63% Q <sub>BD</sub> (C/cm <sup>2</sup> )	
			positive	negative
as-deposit	N/A	2.66	N/A	N/A
800	46	2.76	0.065	0.171
900	53	2.89	0.288	0.861
1000	63	3.26	0.257	0.728

## www.

Table 7.2  $\kappa$ -value, interfacial layer thickness and extracted barrier heights of the Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with surface NH<sub>3</sub> nitridation at various PDA temperatures in O<sub>2</sub> ambient.

PDA (°C)	к	IL Thickness (Å)	φ <sub>B</sub> (eV)	
			positive	negative
800	8.2	8	1.54	1.62
900	9.3	11	2.18	2.24
1000	9.4	20	2.10	2.15



Fig. 7.1 (a) *C-V* curves (b) *J-E* characteristics of  $Al_2O_3$  inter-poly capacitors with surface NH<sub>3</sub> nitridation annealed at 800°C to 1000°C in O<sub>2</sub> ambient.  $Al_2O_3$  inter-poly capacitor with 900°C PDA in O<sub>2</sub> ambient is beneficial in scaling EOT and suppressing low-field leakage current density.


Fig. 7.2 (a) As-fabrication trap densities evaluation at 2 MV/cm constant voltage stress (CVS) (b) dielectric relaxation current of  $Al_2O_3$  inter-poly capacitors with surface NH<sub>3</sub> nitridation annealed at 800°C to 1000°C in O<sub>2</sub> ambient. Al<sub>2</sub>O<sub>3</sub> inter-poly capacitor with 900°C PDA in O<sub>2</sub> ambient can reduce as-fabricated trap densities.



Fig. 7.3 (a) Curves of gate voltage shift (b)  $Q_{BD}$  Weibull plots of  $Al_2O_3$  inter-poly capacitors with surface NH<sub>3</sub> nitridation annealed at 800°C to 1000°C in O<sub>2</sub> ambient under constant current stress.  $Al_2O_3$  inter-poly capacitors with optimized 900°C PDA can suppress electron-trapping and increase  $Q_{BD}$ .



Fig. 7.4  $\kappa$ -value and IL thickness extraction of Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with surface NH<sub>3</sub> nitridation annealed at 800°C to 1000°C in O<sub>2</sub> ambient.



Fig. 7.5 Temperature dependence of gate current density at 6 MV/cm of  $Al_2O_3$  inter-poly capacitors with surface  $NH_3$  nitridation annealed at 800°C to 1000°C.



Fig. 7.6 (a) Centroid of trapped charges (b) trapped charge density of  $Al_2O_3$  inter-poly capacitors with surface NH<sub>3</sub> nitridation annealed at 800°C to 1000°C in O<sub>2</sub> ambient under constant current stress.  $Al_2O_3$  inter-poly capacitors with optimized 900°C PDA can suppress electron trapping rate below 10<sup>-4</sup>.



(b)

Fig. 7.7 Band diagrams of  $Al_2O_3$  inter-poly capacitors with surface  $NH_3$  nitridation under (a) positive (b) negative gate voltage biased to the Poly-II.  $Al_2O_3$  inter-poly capacitors at negative polarity show less electron trapping and gate voltage shift.



Fig. 7.8 (a) XPS binding energy spectrum (b) corresponding XPS binding energy spectrum after arranging to the equivalent background signal for the O 1s and Al 2p signals as a function of PDA temperatures with C 1s calibration at 284.5 eV. The binding energy of O and Al signals is strongly dependent on PDA temperature.



Fig. 7.9 Al and O atomic concentrations extracted from XPS as a function of PDA temperatures with C 1s calibration at 284.5 eV.



Fig. 7.10 Weibull plots of effective breakdown field of  $Al_2O_3$  inter-poly capacitors with surface NH<sub>3</sub> nitridation annealed at 800°C to 1000°C in O<sub>2</sub> ambient.



Fig. 7.11 AFM images  $(5\mu m \times 5\mu m)$  of the poly-I surface of Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors with surface NH<sub>3</sub> nitridation for (a) as-deposited (b) 800°C (c) 900°C (d) 1000°C PDA in O<sub>2</sub> ambient. Surface roughness becomes more severe as PDA temperature increasing.



Fig. 7.12 XRD spectra for aluminum oxide on Si(100). Al<sub>2</sub>O<sub>3</sub> IPD is crystallized while PDA temperature larger than  $900^{\circ}$ C.



Fig. 7.13 AES depth profiles of  $Al_2O_3$  IPD with surface  $NH_3$  nitridation annealed at  $800^{\circ}C$  to  $1000^{\circ}C$  in  $O_2$  ambient. The signal of N is magnified by 5 times.

## CHAPTER 8

# Thickness Scaling and Reliability Improvement of High-κ IPD for Next Decade Stacked-Gate Flash Memories

## 8.1 Introduction

Recently flash market increases exponentially and especially mass storage applications have took-off in addition to code storage area. In the coming decade, we will be required to provide flash technologies that are compatible with embedded DRAM read/write speed with high retention. In order to meet the requirement, not only to reduce leakage current through inter-poly dielectric (IPD) and tunnel oxide, but also to improve electric field and charge-to breakdown of the dielectrics. Previous, we had presented the effects of surface NH<sub>3</sub> nitridation and post-deposition annealing temperature on reactive-sputtered  $Al_2O_3$  IPD characteristics in Chapter 6 and 7, respectively. However, even after process optimization, the breakdown charges of  $Al_2O_3$  IPD deposited by reactive sputtering are relatively low [22], [23]. In this chapter, inter-poly dielectric thickness scaling and reliability characteristics are studied on the  $Al_2O_3$  and HfO<sub>2</sub> IPDs, and compared with TEOS IPD. Drastically leakage current reduction and reliability improvement has demonstrated by replacing TEOS IPD by high- $\kappa$  IPDs, which are suitable to apply for mass production in the future.

## **8.2 Experimental Details**

The n<sup>+</sup>-polysilicon/High- $\kappa$  IPD/n<sup>+</sup>-polysilicon capacitors were fabricated on 6-inch p-type (100)-oriented silicon wafers. Silicon wafer was thermally oxidized at 950°C to grow a 2000Å buffer oxide. 2000Å bottom polysilicon film (Poly-I) was deposited on the buffer oxide by low pressure chemical vapor deposition (LPCVD) system using SiH<sub>4</sub> gas at 620°C and subsequently implanted with phosphorous at  $5 \times 15$  cm<sup>-2</sup>, 20keV, then activated with RTA at 950°C for 30s. Prior to the deposition of high-ĸ IPDs, Poly-I was cleaned by the conventional RCA cleaning and diluted HF etching in sequence for the removal of particles and native oxides, then subjected to ammonia (NH<sub>3</sub>) nitridation in the LPCVD furnace at 800°C for 1hour. Sub-10nm  $Al_2O_3$  and  $HfO_2$  IPDs was deposited either by reactive sputtering (RS) in an Ar/O<sub>2</sub> ambient at room temperature or by metal organic chemical vapor deposition (MOCVD) with O<sub>2</sub> gas at 400°C. Post-deposition annealing of Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> IPDs was carried out by rapid thermal annealing at 900°C and 800°C, respectively, for 30s. Subsequently, a 2000Å top polysilicon layer (Poly-II) was deposited by LPCVD and implanted with phosphorous at  $5 \times 15$  cm<sup>-2</sup>, 20 keV. Dopants were then activated with RTA at 950°C for 30s. Finally, 5000Å TEOS oxide passivation and Al metal pads were defined. The cross-sectional view and key process steps of Al<sub>2</sub>O<sub>3</sub> inter-poly capacitor with surface NH<sub>3</sub> nitridation and post-deposition oxygen annealing are shown in Fig. 4.1 and 5.2, respectively. Tera-ethyl-ortho-silicate (TEOS) IPD deposited at 700°C LPCVD followed by 900°C annealing was used for references.

The equivalent oxide thickness (EOT) was obtained from the high frequency (100kHz) capacitance-voltage (C-V) measurement using a Hewlett-Packard (HP) 4284 LCR meter. Moreover, the physical thickness was estimated by high resolution - 132 -

transmission electron microscopy (HRTEM). The electrical properties and reliability characteristics of the inter-poly capacitors were measured using a HP4156C semiconductor parameter analyzer. Table 8.1 summarized the deposition conditions and EOT of the various IPDs deposited either by LPCVD, RS or MOCVD.

#### 8.3 Results and Discussions

Figure 8.1 plots leakage current density at  $V_G = 5V$  for various IPD candidates. Leakage current density is increasing as EOT of IPD scaling down. Comparing to TEOS IPD, RS Al<sub>2</sub>O<sub>3</sub> IPD can reduce leakage current density larger than 1 order of magnitude in both polarities. Further leakage current reduction can be achieved by changing RS Al<sub>2</sub>O<sub>3</sub> IPD to MOCVD Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> IPD. Larger than 2 and 3 order of magnitude leakage current reduction comparing to TEOS IPD is expected by alternative deposition instrument.

Breakdown voltage (BV) comparison between high- $\kappa$  IPDs and TEOS IPD is shown in Fig. 8.2. As EOT scaling down, BV decreases. RS Al<sub>2</sub>O<sub>3</sub> IPD can provide larger than 1V BV increment than TEOS IPD in both polarities, although the improvement seems to vanish for EOT less than 5nm. Comfortingly, MOCVD Al<sub>2</sub>O<sub>3</sub> IPD exhibits larger than 10V BV, which is nearly twice of TEOS IPD. While adopting to HfO<sub>2</sub>, BV can maintain larger than 6V as the EOT = 3.3nm regime. After eliminating thickness effect, effective breakdown electric field (BE<sub>eff</sub>) is still higher than TEOS IPD, presented in Fig. 8.3. BE<sub>eff</sub> is extended to larger than 2 MV/cm and 8 MV/cm for RS and MOCVD Al<sub>2</sub>O<sub>3</sub> IPD, respectively. Both MOCVD Al<sub>2</sub>O<sub>3</sub> and HfO2 IPD can stand for as high as 19 MV/cm breakdown field, which are enough to be applied for next decade flash memory.

In the dielectric reliability point of view, high-k IPDs also examine superior charge-to-breakdown (Q<sub>BD</sub>), as drawn in Fig. 8.4. Our results indicate Q<sub>BD</sub>-value of IPDs is strongly dependent on dielectric thickness. From percolation model [71], the critical electron trap density is strongly dependent on the thickness and inherent physical properties of the dielectric. Therefore, thicker IPDs exhibit higher breakdown voltage and Q<sub>BD</sub> mean value, contribute to bulk-dominant dielectric breakdown in both polarities. RS Al<sub>2</sub>O<sub>3</sub> IPD reveals near 1-order of magnitude Q<sub>BD</sub> improvement than TEOS IPD in both polarities. On the other hand, albeit that RS Al<sub>2</sub>O<sub>3</sub> IPD can tolerate higher  $Q_{BD}$  than TEOS IPD, the maximum  $Q_{BD}$  observed is only ~ 1 C/cm^2, which may be a another major challenge for RS Al<sub>2</sub>O<sub>3</sub> IPD to be used to replace conventional IPD. Insufficient Q<sub>BD</sub> becomes more severe as EOT scaling down due to bulk-dominant dielectric breakdown, predicted by percolation model. Fortunately,  $Q_{BD}$  can be drastically improved by MOCVD tool. The 63% failure  $Q_{BD}$  of MOCVD  $Al_2O_3$  IPD is about 5.5 C/cm<sup>2</sup> in positive polarity, which is near 1 order of magnitude improvement comparing to RS Al<sub>2</sub>O<sub>3</sub> IPD. Nevertheless, negligible Q<sub>BD</sub> improvement is observed for negative polarity. Mechanism of significantly polarity-dependent  $Q_{BD}$ of MOCVD Al<sub>2</sub>O<sub>3</sub> IPD is unknown yet and need further inspection. For MOCVD  $HfO_2$  IPD, the calculated  $Q_{BD}$  is relatively poor partially from thinner EOT than  $Al_2O_3$ IPD. Breakdown voltage, effective breakdown field and Q<sub>BD</sub> values of the various IPDs deposited either by LPCVD, RS or MOCVD are listed in Table 8.2.

Although the real mechanism for dielectric characteristics promotion of MOCVD IPDs is not clear yet, one possible explanation is speculated from less defect density and uniform thickness of MOCVD deposited dielectrics. Consequently, EOT of IPD can be further scaled down to 3nm by HfO<sub>2</sub> IPD without degradation dielectric

- 134 -

characteristics significantly, which is the thinnest EOT of IPD for stacked-gate flash memory in our knowledge.

## 8.4 Summary

Previous, we had presented the effects of surface NH<sub>3</sub> nitridation and post-deposition annealing temperature on reactive-sputtered Al<sub>2</sub>O<sub>3</sub> IPD characteristics in Chapter 6 and 7, respectively, and found an optimized 900°C PDA with surface nitridation could significantly improve IPD reliability. However, even after process optimization, the quality of Al<sub>2</sub>O<sub>3</sub> IPD deposited by RS still can not meet the stringent requirement due to relative low Q<sub>BD</sub>. In this chapter, dielectric characteristics including, leakage current density, effective breakdown field and Q<sub>BD</sub> of Al<sub>2</sub>O<sub>3</sub> IPD are compared with LPCVD TEOS IPD and MOCVD Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> IPD. The results clearly indicate high-κ IPDs, regardless of deposition tools, exhibits high potential to replace TEOS IPD. Moreover, MOCVD deposition demonstrates significant reliability improvement compared to RS deposition. The Q<sub>BD</sub> can be significantly improved as well as reduced leakage current density, enhanced breakdown voltage and effective breakdown field by using MOCVD replacing RS. According to the 2003 ITRS roadmap, the required low-field leakage current should be less than  $1 \text{ mA/cm}^2$ @ 5V [28]. Our results clearly demonstrate that as thin as 5nm and 3nm EOT of MOCVD-deposited Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> IPD is suitable to meet the requirement of 45nm and 32nm generation stacked-gate flash memories, respectively.

IPD Material	Surface Nitridation	PDA (°C)	EOT (Å)	
TEOS	without	900	65	
RS Al <sub>2</sub> O <sub>3</sub>	with	900	47	
RS Al <sub>2</sub> O <sub>3</sub>	with	900	53	
RS Al <sub>2</sub> O <sub>3</sub>	with	900	63	
MOCVD Al <sub>2</sub> O <sub>3</sub>	with	900	55	
MOCVD HfO <sub>2</sub>	with	800	32	

Table 8.1 Deposition conditions and EOT of the various IPDs deposited either by LPCVD, RS or MOCVD.



Table 8.2 Breakdown voltage, effective breakdown field and 63%-failure  $Q_{BD}$  values of the various IPDs deposited either by LPCVD, RS or MOCVD.

IPD Material	BV (V)		BE <sub>eff</sub> (MV/cm)		63% Q <sub>BD</sub> (C/cm <sup>2</sup> )			
	positive	negative	positive	negative	positive	negative		
TEOS	8.5	7.5	13.08	11.54	0.103	0.067		
RS Al <sub>2</sub> O <sub>3</sub> 47Å	5.6	5.9	11.9	12.55	0.159	0.619		
RS Al <sub>2</sub> O <sub>3</sub> 53Å	6.9	7.6	13.0	14.3	0.287	0.861		
RS Al <sub>2</sub> O <sub>3</sub> 63Å	8.2	8.9	13.0	14.1	0.554	1.151		
MOCVD Al <sub>2</sub> O <sub>3</sub>	10.4	10.6	18.9	19.3	5.491	0.891		
MOCVD HfO <sub>2</sub>	6.2	6.2	19.4	19.4	0.191	0.023		



Fig. 8.1 Current density at 5V as a function of EOT for various IPDs. High- $\kappa$  IPDs can reduce leakage current larger than 1-order of magnitude.



Fig. 8.2 Breakdown voltage as a function of EOT for various IPDs. High- $\kappa$  IPDs exhibits higher breakdown voltage than TEOS IPD.



Fig. 8.3 Effective breakdown field as a function of EOT for various IPDs. High- $\kappa$  IPDs exhibits higher breakdown field than TEOS IPD.



Fig. 8.4 Charge-to-breakdown as a function of EOT for various IPDs. High- $\kappa$  IPDs exhibits higher  $Q_{BD}$  than TEOS IPD.

# **CHAPTER 9**

# **Conclusions and Recommendations for Future Works**

#### 9.1 Conclusions

According to SIA roadmap, oxide thickness small than 20Å is necessary for deep sub-quarter micron devices. However, pure SiO<sub>2</sub> can't meet the requirement due to the large tunneling current. In our study, N atomic concentration is shown to depend on the initial oxide thickness, i.e., with decreasing oxide thickness from 63Å to 22Å, the N concentration increases from 2.12 to 4.45 at.% in the interface, which was desired for the improvement of dielectric reliability in the ultrathin region. NO-annealing can achieve better SILC immunity for both constant voltage and constant current stress. Moreover, NO-annealing also improves interface smoothness and results in tighter TDDB distribution. Even after process optimization in the future, NO-annealing can be used to improve device performance more apparent, as predicting in mind. As a result, NO-annealed nitrided oxides can improve dielectric reliability and are suitable to replace traditional SiO<sub>2</sub> at 0.13 $\mu$ m and beyond.

The dielectric properties and reliability characteristics of NIS nitrided oxides are also investigated. An obvious oxidation rate retardation effect is observed for nitrided oxides with nitrogen-implanted substrate. Dielectric property is strongly depended on NIS dosage and post-oxidation annealing temperature. NIS dosage less than  $1 \times 10^{14}$ cm<sup>-2</sup> is helpless to oxidation rate suppression and degrades dielectric reliability as well. On the contrary, samples with  $1 \times 10^{15}$  cm<sup>-2</sup> NIS not only can use to grow multiple oxide thickness to meet SOC requirement, but also improve stress immunity apparently. Nitrogen implantation also generates a uniform distribution nitrogen profile in the dielectric bulk, which can be used as an effective diffusion barrier to resist boron penetration. NIS nitrided oxides could effectively suppress trap generation and improve time-to-breakdown and charge-to-breakdown, also suitable to reduce process steps of the SOC technology.

In order to realize high speed and low power operation of flash memory technologies, devices with high coupling ratio are necessary. From MEDICI simulation, Al<sub>2</sub>O<sub>3</sub> IPD and HfO<sub>2</sub> IPD can increase gate-coupling ratio by 45% and 92%, respectively. By 2-D MEDICI simulation, flash memories with high- $\kappa$  IPDs clearly exhibit significant improvement in programming/erasing speed over those with conventional ONO IPD. Moreover, it is found that high- $\kappa$  IPDs is more effective for the memories programmed/erased with FN tunneling rather than channel hot carrier injection. Choosing HfO<sub>2</sub> as the IPD and using FN programming/erasing scheme, the operating voltage can be reduced 48% at a typical program time of 10  $\mu$ s and 0.1 ms erasing time. Therefore, Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> with medium high  $\kappa$  value and sufficient barrier height show the great potential for the application of high seed and low voltage flash memories. Our results also show that dielectrics with very high permittivity ( $\kappa > 25$ ) may not be necessary for the IPD in stacked-gate flash memories.

On the other hand, the effect of high- $\kappa$  TDs is quite different with high- $\kappa$  IPDs. Due to the reduced gate coupling ratio, the programming/erasing speed of stacked-gate flash memories with high- $\kappa$  TDs by using FN tunneling is helpless in reduction operation voltage. On the other hand, the increased electric field on HfO<sub>2</sub> IPD would produce excess charge loss and narrow the operation window between programmed and erased state. Although the electric field on high- $\kappa$  tunnel dielectrics is lower than SiO<sub>2</sub> tunnel oxide, enhanced impact ionization rate and lower  $\varphi_B$ contribute to higher CHE injection current and efficiency. Consequently, high- $\kappa$  TDs are only effective for the memories programmed/erased with hot electron injection rather than FN tunneling. Due to the contrary improvement in programming/erasing schemes, high- $\kappa$  IPDs and TDs are suitable for next-generation NAND- and NOR-type stacked-gate flash memories, respectively.

Finally, the effect of NH<sub>3</sub> nitridation of Poly-I and PDA temperature on the electrical properties and reliability characteristics of the Al<sub>2</sub>O<sub>3</sub> inter-poly capacitors are evaluated. With surface NH<sub>3</sub> nitridation, the formation of an additional layer with lower dielectric constant during post-annealing process can be significantly suppressed and reduced the EOT to 4.6nm, compared to that without nitridation treatment. Furthermore, the presence of a thin Si-N layer can make post-deposition annealing more effective in eliminating traps existing in the as-deposited films. As a result, a smoother interface and smaller electron trapping rate can contribute to the drastically reduced leakage current, enhanced breakdown field and Q<sub>BD</sub> of Al<sub>2</sub>O<sub>3</sub> interpoly capacitors with surface NH<sub>3</sub> nitridation for both polarities. Moreover, it was found that the electrical properties of Al<sub>2</sub>O<sub>3</sub> IPD strongly depend upon the PDA temperature. 900°C annealing is the best condition for the Al<sub>2</sub>O<sub>3</sub> IPD electrical characteristic in terms of leakage current, electron trapping rate and charge-to-breakdown. The XPS and AES analyses indicate that this consequence is closely related to the compositional changes and excess oxygen concentration when changing annealing temperature. The results apparently demonstrate Al<sub>2</sub>O<sub>3</sub> IPD with surface nitridation and optimized PDA temperature can effectively reduce charge transfer between CG and FG, better retention and disturb characteristics are expected by replacing ONO IPD to  $Al_2O_3$  IPD. MOCVD  $Al_2O_3$  and  $HfO_2$  IPD are investigated in order to further promote  $Q_{BD}$  of RS  $Al_2O_3$  IPD. The  $Q_{BD}$  can be significantly improved as well as reduced leakage current density, enhanced breakdown voltage and effective breakdown field by using MOCVD replacing RS. As thin as 5nm and 3nm EOT of  $Al_2O_3$  and  $HfO_2$  IPD is suitable to meet the requirement of 45nm and 32nm generation stacked-gate flash memories, respectively.

## 9.2 Recommendations for Future Works

- 1. More HRTEM images to evidence thickness variation and interfacial layer reaction.
- 2. Further reduced surface roughness to promote charge-to-breakdown value larger than 10 C/cm<sup>2</sup>.
- 3. Alternative high dielectric constant candidates, including AlON, HfSiO and HfSiON, etc.
- Fully fabricated stacked-gate flash memories with high-κ inter-poly dielectrics and tunnel dielectrics to study the device characteristics, including program/erase speed, retention time and charge loss mechanism.

# References

- [1] T. Hori, Gate Dielectrics and MOS ULSIs, p. 43.
- [2] G. Baccarani, M. R. Wordeman and R. H. Rennard, "Generalized scaling theory and its application to a 1/4 micrometer MOSFET design," *IEEE Trans. Electron Devices*, vol. 31, no. 4, p. 452, April 1984.
- [3] P. A. Packan, "Device physics: pushing the limits," *Science*, vol. 285, p. 2079, 1999.
- [4] T. H. Ning, "Silicon technology directions in the new millenmium," in *Proc. Int. Reliab. Phys. Symp.*, 2000, p. 1.
- [5] M. T. Bohr, "Technology development strategies for the 21st century," *Appl. Surf. Sci.*, vol. 100-101, p. 534, July 1996.
- [6] Y. Taur, D. Buchanan, W. Chen, D. J. Frank, K. I. Ismail, S.-H. Lo, G. A. Sai-Halasz, R. G. Viswanathan, H.-J. C. Wann, S. J. Wind and H.-S. Wong, "CMOS scaling into the nanometer regime," in *Proc. IEEE*, vol. 85, no. 4, p. 486, Apr. 1997.
- [7] Y.-C. Yeo, T.-J. King and C. Hu, "Direct tunneling leakage current and scalability of alternative gate dielectrics," *Appl. Phys. Lett.*, vol. 81, no. 11, p. 2091, Sep. 2002.
- [8] H. Hwang, W. Ting, B. Maiti, D. L. Kwong and J. Lee, "Electrical characteristics of ultrathin oxynitride gate dielectrics prepared by rapid thermal oxidation of silicon in N2O," *Appl. Phys. Lett.*, vol. 57, no. 10, p. 1010, Sep. 1990.
- [9] M. Bhat, L. K. Han, D. Wristers, J. Yan, D. L. Kwong and J. Fulford, "Effect of chemical composition on the electrical properties of NO-nitrided SiO2," *Appl. Phys. Lett.*, vol. 66, no. 10, p. 1225, Mar. 1995.
- [10] S. V. Hattangady, H. Niimi and G. Lucovsky, "Controlled nitrogen incorporation at the gate oxide surface," *Appl. Phys. Lett.*, vol. 66, no. 25, p. 3495, June 1995.
- [11] W. L. Hill, E. M. Vogel, V. Misra, P. K. McLarty and J. J. Wortman, "Low pressure rapid thermal CVD of oxynitride gate dielectrics for N-channel and P-channel MOSFET's," *IEEE Trans. Electron Devices*, vol. 43, no. 1, p. 15,Jan. 1996.

- [12] T. Hori, "Nitrided gate-oxide CMOS technology for improved hot-carrier reliability," *Microelectron. Eng.*, vol. 22, p. 245, 1993.
- [13] E. P. Gusev, H.-C. Lu, E. L. Garfunkel, T. Gustafsson and M. L. Green, "Growth and characterization of ultrathin nitrided silicon oxide films," *IBM J. Res. Develop.*, vol. 43, no. 3, p. 265, 1999.
- [14] M. Fujiwara, M. Takayanagi, T. Shimizu and Y. Toyoshima, "Extending gate dielectric scaling limit by NO oxynitride : design and process issues for sub-100 nm technology," in *IEDM Tech. Dig.*, 2000, p. 227.
- [15] E. Cartier, D. A. Buchanan and G. J. Dunn, "Atomic hydrogen-induced interface degradation of reoxidized-nitrided silicon dioxide on silicon," *Appl. Phys. Lett.*, vol. 64, no. 7, p. 901, Feb. 1994.
- [16] D. M. Brown, P. V. Gray, F. K. Heumann, H. R. Philipp and E. A. Taft, "Porperties of SixOyNz films on Si," *J. of Electrochem. Soc.*, vol. 115, p. 311, 1968.
- [17] D. A. Buchanan, E. P. Gusev, E. Cartier, H. Okorn-Schmidt, K. Rim, M. A. Gribelyuk, A. Mocuta, A. Ajmera, M. Copel, S. Guha, N. Bojarczuk, A. Callegari, C. D'Emic, P. Kozlowski, K. Chan, R. J. Fleming, P. C. Jamison, J. Brown and R. Amdt, "80nm poly-silicon gated n-FETs with ultra-thin Al2O3 gate dielectric for ULSI applications," in *IEDM Tech. Dig.*, 2000, p. 223.
- [18] S.-J. Ding, H. Hu, C. Zhu, M. F. Li, S. J. Kim, B. J. Cho, D. S. H. Chan, M. B. Yu, A. T. Du, A. Chin and D. L. Kwong, "Evidence and understanding of ALD HfO2-Al2O3 laminate MIM capacitors outperforming sandwich counterparts," *IEEE Electron Device Lett.*, vol. 24, no. 10, p. 681, Oct. 2004.
- [19] J. C. Wang, S. H. Chiao, C. L. Lee, T. F. Lei, Y. M. Lin, M. F. Wang, S. C. Chen, C. H. Yu and M. S. Liang, "A physical model for the hysteresis phenomenon of the ultrathin ZrO2 film," *J. Appl. Phys.*, vol. 92, no. 7, p. 3936, Oct. 2002.
- [20] B. Tavel, X. Garros, T. Skotnicki, F. Martin, C. Leroux, D. Bensahel, M. N. Séméria, Y. Morand, J. F. Damlencourt, S. Descombes, F. Leverd, Y. Le-Friec, P. Leduc, M. Rivoire, S. Jullian and R. Pantel, "High performance 40nm nMOSFETs with HfO2 gate dielectric and polysilicon damascene gate," in *IEDM Tech. Dig.*, 2002, p. 429.
- [21] W. -H. Lee, J. T. Clemens, R. C. Keller and L. Manchanda, "A novel high κ inter-poly dielectric (IPD), Al2O3 for low voltage/high speed flash memories: erasing in msecs at 3.3V," in VLSI Tech. Symp. Dig., 1997, p. 117.

- [22] Y. Y. Chen, C. H. Chien and J. C. Lou, "High quality Al2O3 IPD with NH3 surface nitridation," *IEEE Electron Device Lett.*, vol. 24, no. 8, p. 503, Aug. 2003.
- [23] Y. Y. Chen, C. H. Chien and J. C. Lou, "Characteristics of the inter-poly Al2O3 dielectrics on NH3-nitrided bottom poly-Si for next-generation flash memories," *Jpn. J. Appl. Phys.*, accepted to be published.
- [24] T. Sugizaki, M. Kobayashi, M. Ishidao, H. Minakata, M. Yamaguchi, Y. Tamura, Y. Sugiyama, T. Nakanishi and H. Tanaka, "Novel multi-bit SONOS type flash memory using a high-к charge trapping layer," in *VLSI Tech. Symp. Dig.*, 2003, p. 27.
- [25] B. Govoreanu, P. Blomme, J. Van Houdt and K. De Meyer, "Simulation of nanofloating gate memory with high-к stacked dielectrics," in *Simulation of Semiconductor Processes and Devices*, 2003, p. 299.
- [26] D.-W. Kim, T. Kim and S. K. Banerjee, "Memory characterization of SiGe quantum dot flash memories with HfO2 and SiO2 tunneling dielectrics," *IEEE Trans. Electron Devices*, vol. 50, no. 9, p. 1823, Sep. 2003.
- [27] Y. Y. Chen, J. C. Lou, T. H. Perng, C. W. Chen, and C. H. Chien, "The Impact of High-κ Inter-Poly Dielectrics (IPD) on the Programming/Erasing Performances of Stacked-Gate Flash Memories," in *Electron Devices and Materials Symposia*, 2003, p. 42.
- [28] *The International Technology Roadmap for Semiconductors*, 2003 ed., Semiconductor Industry Assoc.
- [29] L. Faraone and G. Harbeke, "Surface roughness and electrical conduction of oxide/polysilicon interfaces," J. Electrochem. Soc., vol. 133, no. 7, p. 1410, July 1986.
- [30] S. Mori, E. Sakagami, H. Araki, Y. Kaneko, K. Narita, Y. Ohshima, N. Arai and K. Yoshikawa, "ONO inter-poly dielectric scaling for nonvolatile memory applications," *IEEE Trans. Electron Devices*, vol. 38, no. 2, p. 386, Feb. 1991.
- [31] C. S. Lai, T. F. Lei and C. L. Lee, "The characteristics of polysilicon oxide grown in pure N2O," *IEEE Trans. Electron Devices*, vol. 43, no. 2, p. 326, Feb. 1996.
- [32] T. M. Pan, T. F. Lei, W. L. Yang, C. M. Cheng and T. S. Chao, "High quality interpoly-oxynitride grown by NH3 nitridation and N2O RTA treatment," *IEEE Electron Device Lett.*, vol. 22, no. 2, p. 68, Feb. 2001.

- [33] K. Yoshikawa, "Research challenges for next decade flash memories," *Int. Electron Devices and Materials Symposia*, 2000, p. 11.
- [34] D. Wristers, L. K. Han, T. Chen, H. H. Wang and D. L. Kwong, "Degradation of oxynitride gate dielectric reliability due to boron diffusion," *Appl. Phys. Lett.*, vol. 68, no. 15, p. 2094, Apr. 1996.
- [35] D. Bouvet, P. A. Clivaz, M. Dutoit, C. Coluzza, J. Almeida, G. Margaritondo and F. Pio, "Influence of nitrogen profile on electrical characteristics of furnace- or rapid thermally nitrided silicon dioxide," *J. Appl. Phys.*, vol. 79, no. 9, p. 7114, May 1996.
- [36] Y. Y. Chen, C. H. Chien and J. C. Lou, "Reliability characteristics of sub-3nm nitrided oxides formed by pre-oxidation nitrogen implanted Si substrate and post-oxidation NO-annealing," submitted to *Thin Solid Films*.
- [37] M. L. Green, D. Brasen, L. Feldman, E. Garfunkel, E. P. Gusev, T. Gustafsson, W. N. Lennard, H. C. Lu and T. Sorsch, "Thermal routes to ultrathin oxynitrides," in *Fundamental Aspects of Ultrathin Dielectrics on Si-based Devices*, 1998, p. 181.
- [38] M. L. Green, D. Brasen, K. W. Evans-Lutterodt, L. C. Feldman, K. Krisch, W. Lennard, H. T. Tang, L. Manchanda and M. T. Tang, "RTO of silicon in N2O between 800 and 1200°C: incorporated nitrogen and roughness," *Appl. Phys. Lett.*, vol. 65, no. 7, p. 848, Aug. 1994.
- [39] E. P. Gusev, H. C. Lu, T. Gustafsson, E. Garfunkel, M. L. Green and D. Brasen, "The composition of ultrathin oxynitrideds thermally grown in NO," J. Appl. Phys., vol. 82, no. 2, p. 896, July 1997.
- [40] R. I. Hedge, P. J. Tobin, K. G. Reid, B. Maiti and S. A. Ajuria, "Growth and surface chemistry of oxynitride gate dielectric using nitric oxide," *Appl. Phys. Lett.*, vol. 66, no. 21, p. 2882, May. 1995.
- [41] Z. Q. Yao, "The nature and distribution of nitrogen in silicon oxynitride grown on Si in a nitric oxide ambient," *J. Appl. Phys.*, vol. 78, no. 5, p. 2906, Sep. 1995.
- [42] B. Doyle, H. R. Soleimani and A. Philipossian, "Simultaneous growth of different thickness gate oxides in silicon CMOS processing," *IEEE Electron Device Lett.*, vol. 16, no. 7, p. 301, July 1995.
- [43] C. T. Liu, E. J. Lloyd, Y. Ma, M. Du, R. L. Opila and S. J. Hillenius, "High Performance 0.2 um CMOS with 25A Gate Oxide Grown on Nitrogen Implanted Si Substrates," in *IEDM Tech. Dig.*, 1996, p. 499.

- [44] Y. Tanida, Y. Tamura, S. Miyagaki, M. Yamaguchi, C. Yoshida, Y. Sugiyama and H. Tanaka, "Effect of in-situ nitrogen doping into MOCVD-grown Al2O3 to improve electrical characteristics of MOSFETs with polysilicon gate," in VLSI Tech. Symp. Dig., 2002, p. 190.
- [45] S. Saito, Y. Shimamoto, S. Tsujikawa, H. Hamamura, O. Tonomura, D. Hisamoto, T. Mine, K. Torii, J. Yugami, M. Hiratani, T. Onai and S. Kimura, "Impact of oxygen-enriched SiN interface on Al2O3 gate stack an innovative solution to low-power CMOS," in VLSI Tech. Symp. Dig., 2003, p. 145.
- [46] J. B. Kim, D. R. Kwon, K. Chakrabarti, C. Lee, K. Y. Oh and J. H. Lee, "Improvement in Al2O3 dielectric behavior by using ozone as an oxidant for the atomic layer deposition technique," *J. Appl. Phys.*, vol. 92, no. 11, p. 6739, Dec. 2002.
- [47] B. H. Lee, L. Kang, W. -J. Qi, R. Nieh, Y. Jeon, K. Onishi and J. C. Lee, "Ultrathin hafnium oxide with low leakage and excellent reliability for alternative gate dielectric application," in *IEDM Tech. Dig.*, 1999, p. 133.
- [48] S. J. Lee, H. F. Luan, T. S. Jeon, W. P. Bai, Y. Senzaki, D. Roberts and D. L. Kwong, "Performance and reliability of ultra thin CVD HfO2 gate dielectrics with dual poly-Si gate electrodes," in *VLSI Tech. Symp. Dig.*, 2001, p. 133.
- [49] H. Y. Yu, J. F. Kang, J. D. Chen, C. Ren, Y. T. Hou, S. J. Whang, M. -F. Li, D. S. H. Chan, K. L. Bera, C. H. Tung, A. Du and D. -L. Kwong, "Thermally robust high quality HfN/HfO2 gate stack for advanced CMOS devices," in *IEDM Tech. Dig.*, 2003, p. 99.
- [50] S. B. Samavedam, L. B. La, J. Smith, S. Dakshina-Murthy, E. Luckowski, J. Schaeffer, M. Zavala, R. Martin, V. Dhandapani, D. Triyoso, H. H. Tseng, P. J. Tobin, D. C. Gilmer, C. Hobbs, W. J. Taylor, J. M. Grant, R. I. Hegde, J. Mogab, C. Thomas, P. Abramowitz, M. Moosa, J. Conner, J. Jiang, V. Arunachalam, M. Sadd, b-Y. Nguyen and B. White, "Dual-metal gate CMOS with HfO2 gate dielectric," in *IEDM Tech. Dig.*, 2002, p. 433.
- [51] Z. H. Liu, H.-J. Wann, P. K. Ko, C. Hu and Y. C. Cheng, "Effects of N2O anneal and reoxidation on the thermal oxide characteristics," *IEEE Electron Device Lett.*, vol. 13, no. 8, p. 402, Aug. 1992.
- [52] P. Pan, "Characteristics of thermal SiO2 films during nitridation," J. Appl. Phys., vol. 61, no. 1, p. 284, Jan. 1987.
- [53] T. Hori, H. Iwasaki and K. Tsuji, "Electrical and physical characteristics of

ultrathin reoxidized nitride oxides prepared by rapid thermal processing," *IEEE Trans. Electron Devices*, vol. 36, no. 2, p. 340, Feb. 1989.

- [54] G. W. Yoon, A. B. Joshi, J. Kim and D. L. Kwong, "MOS characteristics of NH3 nitrided N2O-grown oxides," *IEEE Electron Device Lett.*, vol. 14, no. 4, p. 179, Apr. 1993.
- [55] T. Ohguro, Y. Okayama, K. Matsuzawa, K. Matsunaga, N. Aoki, K. Kojima, H. S. Momose and K. Ishimaru, "The impact of oxynitride process, deuterium annealing and STI stress to 1/f noise of 0.11 CMOS," in *VLSI Tech. Symp. Dig.*, 2003, p. 37.
- [56] V. P. Gophnath, A. Kamath, M. Mirabedini, V. Hornback, Y. Le, A. Badowski and W.-C. Yeh, "Impact of the interaction between nitrogen implant and NO anneal on narrow-width transistors," *IEEE Electron Device Lett.*, vol. 24, no. 2, p. 66, Feb. 2003.
- [57] K. J. Yang and Chenming Hu, "MOS capacitance measurements for high-leakage thin dielectrics," *IEEE Trans. Electron Devices*, vol. 46, no. 7, p. 1500, July 1999.
- [58] K. Yang, Y.-C. King and Chenming Hu, "Quantum effect in oxide thickness determination from capacitance measurement," in VLSI Tech. Symp. Dig., 1999, p. 77.
- [59] M. S. Krishnan, L. Chang, T.-J. King, J. Bokor and Chenming Hu, "MOSFETs with 9 to 13Å thick gate oxides," in *IEDM Tech. Dig.*, 1999, p. 241.
- [60] A. Shanware, J. P. Shiely, H. Z. Massoud, E. Vogel, K. Henson, A. Srivastava, C. Osburn, J. R. Hauser and J. J. Wortman, "Extraction of the gate oxide thickness of N- and P-Channel MOSFETs below 20Å from the substrate current resulting from valence-band electron tunneling," in *IEDM Tech. Dig.*, 1999, p. 815.
- [61] W. K. Henson, K. Z. Ahmed, E. M. Vogel, J. R. Hauser, J. J. Wortman, R. D. Venables, M. Xu and D. Venables, "Estimating oxide thickness of tunnel oxides down to 1.4nm using conventional capacitance-voltage measurements on MOS capacitors," *IEEE Electron Device Lett.*, vol. 20, no. 4, p. 179, Apr. 1999.
- [62] S. H. Lo, D. A. Buchanan, Y. Taur and W. Wang, "Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's," *IEEE Electron Device Lett.*, vol. 18, no. 5, p. 209, May 1997.

- [63] P. T. Lai, J. P. Xu and Y. C. Cheng, "Interface properties of NO-annealed N2O-grown oxynitride," *IEEE Trans. Electron Devices*, vol. 46, no. 12, p. 2311, Dec. 1999.
- [64] M. K. Mazumder, A. Teramoto, J. Komori, M. Sekine, S. Kawazu and Y. Mashiko, "Effects of N distribution on charge trapping and TDDB characteristics of N2O annealed wet oxide," *IEEE Trans. Electron Devices*, vol. 46, no. 6, p. 1121, June 1999.
- [65] R. I. Hegde, B. Maiti and P. J. Tobin, "Growth and film characteristics of N2O and NO oxynitride gate and tunnel dielectrics," *J. of Electrochem. Soc.*, vol. 144, no. 3, p. 1081, 1997.
- [66] T. Ogata, M. Inoue, T. Nakamura, N. Tsuji, K. Kobayashi, K. Kawase, H. Kurokawa, T. Kaneoka, Y. Ohno and H. Miyoshi, "Impact of nitridation engineering on microscopic SILC characteristics of sub-10-nm tunnel dielectrics," in *IEDM Tech. Dig.*, 1998, p. 597.
- [67] A. Ghetti, E. Sangiorgi, J. Bude, T. W. Sorsch and G. Weber, "Low voltage tunneling in ultra-thin oxides: a monitor for interface states and degradation," in *IEDM Tech. Dig.*, 1999, p. 731.
- [68] P. T. Lai, J. P. Xu and Y. C. Cheng, "A comparison between NO-annealed O2and N2O-grown gate dielectrics," in *IEEE Proceedings of Electron Devices Meeting, Hong Kong*, 1998, p. 36.
- [69] B. Maiti, P. J. Tobin, V. Misra, R. I. Hegde, K. G. Reid and C. Gelatos, "High performance 20Å NO oxynitride for gate dielectric in deep sub-quarter micron CMOS technology," in *IEDM Tech. Dig.*, 1997, p. 651.
- [70] J. C. Lee, I.-C. Chen and C. Hu, "Modeling and characterization of gate oxide reliability," *IEEE Trans. Electron Devices*, vol. 35, no. 12, p. 2268, Dec. 1988.
- [71] R. Degraeve, G. Groeseneken, R. Bellens, J. L. Ogier, M. Depas, P. J. Roussel and H. E. Maes, "New insights in the relation between electron trap generation and the statistical properties of oxide breakdown," *IEEE Trans. Electron Devices*, vol. 45, no. 4, p. 904, Apr. 1998.
- [72] J. McPherson, V. Reddy, K. Banerjee and H. Le, "Comparison of E and 1/E TDDB models for SiO2 under long-term/low-field test conditions," in *IEDM Tech. Dig.*, 1998, p. 171.
- [73] Y.-C. King, C. Kuo, T.-J. King and C. Hu, "Sub-5nm multiple-thickness gate

oxide technology using oxygen implantation," in IEDM Tech. Dig., 1998, p. 585.

- [74] M. Togo, K. Noda and T. Tanigawa, "Multiple-thickness gate oxide and dual-gate technologies for high-performance logic-embedded DRAMs," in *IEDM Tech. Dig.*, 1998, p. 347.
- [75] A. Furukawa, Y. Abe, S. Shimizu, T. Kuroi, Y. Tokuda and M. Inuishi, "Channel engineering in sub-quarter-micron MOSFETs using nitrogen implantation for low voltage operation," in VLSI Tech. Symp. Dig., 1996, p. 62.
- [76] C. T. Liu, Y. Ma, M. Oh, P. W. Diodato, K. R. Stiles, J. R. McMacken, F. Li, C. P. Chang, K. P. Cheung, J. I. Colonel, W. Y. C. Lai, R. Liu, E. J. Lloyd, J. F. Miner, C. S. Pai, H. Vaidya, J. Frackoviak, A. Timko, F. Klemens, H. Maynard and J. T. Clemens, "Multiple gate oxide thickness for 2GHz system-on-a-chip technologies," in *IEDM Tech. Dig.*, 1998, p. 589.
- [77] L. K. Han, S. Crowder, M. Hargrove, E. Wu, S. H. Lo, F. Guarin, E. Crabbé and L. Su, "Electrical characteristics and reliability of sub-3nm gate oxides grown on nitrogen implanted silicon substrates,", in *IEDM Tech. Dig.*, 1997, p. 643.
- [78] J. O. Bark and S. W. Kim, "Formation of ultrathin gate oxides with low-dose nitrogen implantation into Si substrates," *IEEE Electronics Lett.*, vol. 34, no. 19, p. 1887, Sep. 1998.
- [79] B. Yu, D.-H. Ju, W.-C. Lee, N. Kepler, T.-J. King and C. Hu, "Gate engineering for deep-submicron CMOS transistors," *IEEE Trans. Electron Devices*, vol. 45, no. 6, p. 1253, June 1998.
- [80] Q. Xu, H. Qian, Z. Han, G. Lin, M. Liu, B. Chen, C. Zhu and D. Wu, "Characterization of 1.9- and 1.4nm ultrathin gate oxynitride by oxidation of nitrogen-implanted silicon substrate," *IEEE Trans. Electron Devices*, vol. 51, no. 1, p. 113, Jan. 2004.
- [81] A. J. Bauer, P. Mayer, L. Frey, V. Haublein and H. Ryssel, "Forming nitrided gate oxides by nitrogen implantation into the substrate before gate oxidation by RTO," in *IEEE Conference on Ion Implantation Technology Proceedings*, vol. 1, p. 22, June 1998.
- [82] A. Kamgar, J. T. Clemens, A. Chetti, C. T. Liu and E. J. Lloyd, "Reduced electron mobility due to nitrogen implant prior to the gate oxide growth," *IEEE Electron Device Lett.*, vol. 21, no. 5, p. 227, May 2000.
- [83] MEDICI User's Manual, Version 2000.4, December 2000, Technology Modeling

Associates, Sunnyvale, CA, USA.

- [84] J. Robertson, "Band offsets of wide-band-gap oxides and implications for future electronic devices," *J. Vac. Sci. Technol. B*, vol. 18, no. 3, p. 1785, May 2000.
- [85] G. D. Wilk, R. M. Wallace and J. M. Anthony, "High-κ gate dielectrics: current status and materials properties considerations," J. Appl. Phys., vol. 89, no. 10, p. 5243, May 2001.
- [86] P. Cappelletti, C. Golla, P. Olivo and E. Zanoni, Flash Memories, p. 5.
- [87] S. Haddad, C. Chang, B. Swaminathan and J. Lien, "Degradation due to hole trapping in Flash memory cells," *IEEE Electron Device Lett.*, vol. 10, no. 3, p. 117, Mar. 1989.
- [88] P. Cappelletti, R. Bez, D. Cantarelli and L. Fratin, "Failure mechanisms of Flash cell in program/erase cycling," in *IEDM Tech. Dig.*, 1994, p. 291.
- [89] Y. Yamaguchi, E. Sakagami, N. Arai, M. Sato, E. Kamiya, K. Yoshikawa, H. Meguro, H. Tsunoda and S. Mori, "ONO interpoly dielectric scaling limit for non-volatile memory devices," in *VLSI Tech. Symp. Dig.*, 1993, p. 85.
- [90] J. D. Bude, A. Frommer, M. R. Pinto and G. R. Weber, "EEPROM/flash sub 3.0 V drain-source bias hot carrier writing," in *IEDM Tech. Dig.*, 1995, p. 989.
- [91] S. Ueno, H. Oda, N. Ajika, M. Inuishi and H. Miyoshi, "Optimum voltage scaling methodology for low voltage operation of CHE type flash EEPROMs with high reliability, maintaining the constant performance," in VLSI Tech. Symp. Dig., 1996, p. 54.
- [92] C. Cobianu, O. Popa and D. Dascalu, "On the electrical conduction in the interpolysilicon dielectric layers," *IEEE Electron Device Lett.*, vol. 14, no. 5, p. 213, May 1993.
- [93] T. One, T. Mori, E. Ajioka and T. Takayashiki, "Studies of thin poly-Si oxides for E and E2PROM," in *IEDM Tech. Dig.*, 1985, p. 380.
- [94] J. C. Lee and C. Hu, "Polarity asymmetry of oxides grown on polycrystalline silicon," *IEEE Trans. Electron Devices*, vol. 35, no. 7, p. 1063, July 1988.
- [95] L. Faraone, "Thermal SiO2 films on n+ polycrystalline silicon: electrical conduction and breakdown," *IEEE Trans. Electron Devices*, vol. 33, no. 11, p. 1785, Nov. 1986.
- [96] Y. S. Hisamune, K. Kanamori, T. Kubota, Y. Suzuki, M. Tsukiji, E. Hasegawa, A.

Ishitani and T. Okazawa, "A high capacitive-coupling ratio (HiCR) cell for 3 V-only 64 Mbit and future flash memories," in *IEDM Tech. Dig.*, 1993, p. 19.

- [97] M. Kato, T. Adachi, T. Tanaka, A. Sato, T. Kobayashi, Y. Sudo, T. Morimoto, H. Kume, T. Nishida and K. Kimura, "A 0.4-um2 self-aligned contactless memory cell technology suitable for 256-Mbit flash memories," in *IEDM Tech. Dig.*, 1994, p. 921.
- [98] T. Takeshima, H. Sugawara, H. Takada, Y. Hisamune, K. Kanamori, T. Okazawa, T. Murotani and I. Sasaki, "A 3.3 V single-power-supply 64 Mb flash memory with dynamic bit-line latch (DBL) programming scheme," in *ISSCC Tech. Dig.*, 1994, p. 148.
- [99] Y. Yamauchi, M. Yoshimi, S. Sato, H.Tabuchi, N. Takenaka and K. Sakiyam, "A new cell structure for sub-quarter micron high density flash memory," in *IEDM Tech. Dig.*, 1995, p. 267.
- [100] T. Kobayashi, N. Mastsuzaki, A. Sato, A. Katayama, H. Kurata, A. Miura, T. Mine, Y. Goto, T. Morimoto, H. Kume, T. Kure and K. Kimura, "A 0.24-um2 cell process with 0.18-um width isolation and 3-D interpoly dielectric films for 1-Gb flash memories," in *IEDM Tech. Dig.*, 1997, p. 275.
- [101] H. Shirai, T. Kubota, I. Honma, H. Watanabe, H. Ono and T. Okazawa, "A 0.54 um2 self-aligned, HSG floating gate cell (SAHF cell) for 256 Mbit flash memories," in *IEDM Tech. Dig.*, 1995, p. 653.
- [102] T. Kitamura, M. Kawata, I. Honma, I. Yamamoto, S. Nishimoto and K. Oyama, "A low voltage operating flash memory cell with high coupling ratio using horned floating gate with fine HSG," in VLSI Tech. Symp. Dig., 1998, p. 104.
- [103] J.-D. Choi, J.-H. Lee, W.-H. Lee, K.-S. Shin, Y.-S. Yim, J.-D. Lee, Y.-C. Shin, S.-N. Chang, K.-C. Park, J.-W. Park and C.-G. Hwang, "A 0.15 um NAND flash technology with 0.11 um2 cell size for 1 Gbit flash memory," in *IEDM Tech. Dig.*, 2000, p. 767.
- [104] N. Matsuo and A. Sasaki, "Electrical characteristics of oxide-nitride-oxide films formed on tunnel-structured stacked capacitors," *IEEE Trans. Electron Devices*, vol. 42, no. 7, p. 1340, July 1995.
- [105] S. Holland, "An oxide-nitride-oxide capacitor dielectric film for silicon strip detectors," *IEEE Trans. Nuclear Science*, vol. 42, no. 8, p. 423, Aug. 1995.
- [106] C. L. Cha, E. F. Chor, H. Gong, A. Q. Zhang and L. Chan, "Breakdown of

- 152 -

reoxidized nitrided oxide (ONO) in flash memory devices upon current stressing," in *IEEE Electron Devices Meeting*, Hong Kong, 1997, p. 82.

- [107] S. J. Lee, C. H. Lee, Y. H. Kim, H. F. Luan, W. P. Bai, T. S. Jeon and D. L. Kwong, "High-к gate dielectrics for sub-100 nm CMOS technology," in *International Conference on Solid-State and Integrated-Circuit Technology*, 2001, p. 303.
- [108] C. B. Oh, H. S. Kang, H. J. Ryu, M. H. Oh, H. S. Jung, Y. S. Kim, J. H. He, N. I. Lee, K. H. Cho, D. H. Lee, T. H. Yang, I. S. Cho, H. K. Kang, Y. w. Kim and K. P. Suh, "Manufacturable embedded CMOS 6T-SRAM technology with high-κ gate dielectric device for system-on-chip applications," in *IEDM Tech. Dig.*, 2002, p. 423.
- [109] M. Cho, H. B. Park, J. Park, S. W. Lee, C. S. Hwang, G. H. Jang and J. Jeong, "High-κ properties of atomic-layer-deposited HfO2 films using a nitrogen-containing Hf[N(CH3)2]4 precursor and H2O oxidant," *Appl. Phys. Lett.*, vol. 83, no. 26, p. 5503, Dec. 2003.
- [110] M. Heyns, S. Beckx, H. Bender, P. Blomme, W. Boullart, B. Brijs, R. Carter, M. Caymax, M. Claes, T. Conard, S. De Gendt, R. Degraeve, A. Delabie, W. Deweerdt, G. Groeseneken, K. Henson, T. Kauerauf, S. Kubicek, L. Lucci, G. Lujan, J. Mentens, L. Pantisano, J. Petry, O. Richard, E. Rohr, T. Schram, W. Vandervorst, P. Van Doorne, S. Van Elshocht, J. Westlinder, T. Witters, C. Zhao, E. Cartier, J. Chen, V. Cosnier, M. Green, S. E. Jang, V. Kaushik, A. Kerber, J. Kluth, S. Lin, W. Tsai, E. Young, V. Manabe, Y. Shimamoto, P. Bajolet, H. De Witte, J. W. Maes, L. Date, D. Pique, B. Coenegrachts, J. Vertommen and S. Passefort, "Scaling of high-κ dielectrics towards sub-1nm EOT," in *VLSI Tech. Symp. Dig.*, 2003, p. 247.
- [111] A. S. Oates, "Reliability issues for high-κ gate dielectrics," in *IEDM Tech. Dig.*, 2003, p. 923.
- [112] S. K. Kim and C. S. Hwang, "Atomic-layer-deposited Al2O3 thin films with thin SiO2 layers grown by in situ O3 oxidation," J. Appl. Phys., vol. 96, no. 4, p. 2323, Aug. 2004.
- [113] D.-L. Kwong, "CMOS integration issues with high-κ gate stack," in International Symp. on the Phys. and Failure Analysis of Integrated Circuits, 2004, p. 17.
- [114] C. C. Fulton, T. E. Cook, G. Lucovsky and R. J. Nemanich, "Interface

instabilities and electronic properties of ZrO2 on silicon," *J. Appl. Phys.*, vol. 96, no. 5, p. 2665, Sep. 2004.

- [115] E. P. Gusev, D. A. Buchanan, E. Cartier, A. Kumar, D. DiMaria, S. Guha, A. Callegari, S. Zafar, P. C. Jamison, D. A. Neumayer, M. Copel, M. A. Gribelyuk, H. Okorn-Schmidt, C. D'Emic, P. Kozlowski, K. Chan, N. Bojarczuk, L-Å. Ragnarsson, P. Ronsheim, K. Rim, R. J. Fleming, A. Mocuta and A. Ajmera, "Ultrathin high-κ gate stacks for advanced CMOS devices," in *IEDM Tech. Dig.*, 2001, p. 451.
- [116] M. Schumacher and R. Waser, "Curie-von Schweidler behaviour observed in ferroelectric thin films and comparison to superparaelectric thin film materials," *Integrated Ferroelectrics.*, vol. 22, no. 1-4, p. 109, 1998.
- [117] H. Reisinger, G. Steinlesberger, S. Jakschik, M. Gutsche, T. Hecht, M. Leonhard, U. Schröder, H. Seidl and D. Schumann, "A comparative study of dielectric relaxation losses in alternative dielectrics," in *IEDM Tech. Dig.*, 2001, p. 267.
- [118] J. R. Jameson, P. B. Griffin, A. Agah, J. D. Plummer, H.-S. Kim, D. V. Taylor, P. C. McIntyre and W. A. Harrison, "Problems with metal-oxide high-κ dielectrics due to 1/t dielectric relaxation current in amorphous materials," in *IEDM Tech. Dig.*, 2003, p. 91.
- [119] S. Meng, C. Basceri, B. W. Busch, G. Derderian and G. Sandhu, "Leakage mechanisms and dielectric properties of Al2O3/TiN-based metal-insulator-metal capacitors," *Appl. Phys. Lett.*, vol. 83, no. 21, p. 4429, Nov. 2003.
- [120] C.-L. Cha, E.-F. Chor, H. Gong, A. J. Bourdillon, Y.-M. Jia, J.-S. Pan, A.-Q. Zhang and L. Chan, "Surface smoothing of floating gates in flash memory devices via surface nitrogen and carbon incorporation," *Appl. Phys. Lett.*, vol. 75, no. 3, p. 355, July 1999.
- [121] J. H. Klootwijk, H. van Kranenburg, P. H. Woerlee and H. Wallinga, "Deposited inter-polysilicon dielectrics for nonvolatile memories," *IEEE Trans. Electron Devices*, vol. 46, no. 6, p. 1435, July 1999.
- [122] M.-H. Cho, Y. S. Rho, H.-J. Choi, S. W. Nam, D.-H. Ko, J. H. Ku, H. C. Kang, D. Y. Noh, C. N. Whang and K. Jeong, "Annealing effects of aluminum silicate films grown on Si(100)," *J. Vac. Sci. Technol. A*, vol. 20, no. 3, p. 865, May 2002.
- [123] A. Kerber, E. Cartier, R. Degraeve, P. J. Roussel, L. Pantisano, T. Kauerauf, G. Groeseneken, H. E. Maes and U. Schwalke, "Charge trapping and dielectric

reliability of SiO2-Al2O3 gate stacks with TiN electrodes," *IEEE Trans. Electron Devices*, vol. 50, no. 5, p. 1261, May 2003.

- [124] K. P. Bastos, R. P. Pezzi, L. Miotti, G. V. Soares, C. Driemeier, J. Morais, I. J. R. Baumvol, C. Hinkle and G. Lucovsky, "Thermal stability of plasma-nitrided aluminum oxide films on Si," *Appl. Phys. Lett.*, vol. 84, no. 1, p. 97, Jan. 2004.
- [125] S. Zafar, A. Callegari, E. Gusev and M. V. Fischetti, "Charge trapping in high κ gate dielectric stacks," in *IEDM Tech. Dig.*, 2002, p. 517.
- [126] A. K. Jonscher, *Dielectric Relaxation in Solids*, New York: Chelsea, 1983.
- [127] Z. Xu, L. Pantisano, A. Kerber, R. Degraeve, E. Cartier, S. D. Gendt, M. Heyns and G. Groeseneken, "A study of relaxation current in high-κ dielectric stacks," *IEEE Trans. Electron Devices*, vol. 51, no. 3, p. 402, Mar. 2004.
- [128] E. Avni, O. Abramson, Y. Sonnenblick and J. Shappir, "Charge trapping in oxide grown on polycrystalline silicon layers," *J. Electrochem. Soc.*, vol. 35, no. 1, p. 182, Jan. 1988.
- [129] Z. H. Liu, P. T. Lai and Y. C. Cheng, "Characterization of charge trapping and high-field endurance for 15-nm thermally nitrided oxides," *IEEE Trans. Electron Devices*, vol. 38, no. 2, p. 344, Feb. 1991.
- [130] J. F. Moulder, W. F. Stickle, P. E. Sobol and K. D. Bomben, *Handbook of X-ray Photoelectron Spectroscopy*, p. 41.
- [131] A. R. Chowdhuri, C. G. Takoudis, R. F. Klie and N. D. Browning, "Metalorganic chemical vapor deposition of aluminum oxide on Si: evidence of interface SiO2 formation," *Appl. Phys. Lett.*, vol. 80, no. 22, p. 4241, June 2002.
- [132] R. F. Klie, N. D. Browning, A. R. Chowdhuri and C. G. Takoudis, "Analysis of ultrathin SiO2 interface layers in chemical vapor deposition of Al2O3 on Si by in situ scanning transmission electron microscopy," *Appl. Phys. Lett.*, vol. 83, no. 6, p. 1187, Aug. 2003.
- [133] C. Krug, E.B.O. da Rosa, R.M.C. de Almeida, J. Morais, I.J. R. Baumvol, T.D.M. Salgado and F.C. Stedile, "Atomic transport and chemical stability during annealing of ultrathin Al2O3 films on Si," *Phys. Rev. Lett.*, vol. 85, no. 19, p. 4120, Nov. 2000.
- [134] C.S. Bhatia, G. Guthmiller and A. M. Spool, "Alumina films by sputter deposition with Ar/O2: preparation and characterization," J. Vac. Sci. Technol. A, vol. 7, no. 3, p. 1298, May 1989.

- [135] T. Yamaguchi, R. Iijima, T. Ino, A. Nishiyama, H. Satake and N. Fukushima, "Additional scattering effects for mobility degradation in Hf-silicate gate MISFETs," in *IEDM Tech. Dig.*, 2002, p. 621.
- [136] P. L. Chang, F. S. Yen, K. C. Cheng and H. L. Wen, "Examinations on the Critical and Primary Crystallite Sizes during θ- to α-Phase Transformation of Ultrafine Alumina Powders," in *Nano Lett.*, vol. 1, no. 5, p. 253, May 2001.
- [137] M. Copel, E. Cartier, E. P. Gusev, S. Guha, N. Bojarczuk and M. Poppeller, "Robustness of ultrathin aluminum oxide dielectrics on Si(001)," *Appl. Phys. Lett.*, vol. 78, no. 18, p. 2670, Apr. 2001.
- [138] K. Torri, Y. Shimamoto, S. Saito, O. Tonomura, M. Hiratani, Y. Manabe, M. Caymax and J. W. Maes, "The mechanism of mobility degradation in MISFETs with Al2O3 gate dielectric," in VLSI Tech. Symp. Dig., 2002, p. 188.
- [139] J. H. Lee, K. Koh, N. I. Lee, M. H. Cho, Y. K. Kim, J. S. Jeon, K. H. Cho, H. S. Shin, M. H. Kim, K. Fujihara, H. K. Kang and J. T. Moon, "Effect of polysilicon gate on the flatband voltage shift and mobility degradation for ALD-Al2O3 gate dielectric," in *IEDM Tech. Dig.*, 2000, p. 645.



# VITA

**YEONG-YUH CHEN** was born on February 7, 1975, Changhua, Taiwan, Republic of China. He finished his elementary and junior education in Changhua, Taiwan. In 1989, he attended the National Taipei Institute of Technology in the Department of Electronics Engineering. In 1995, he attended the National Taiwan Institute of Technology in the Department of Electronics Engineering. He graduated and received his Bachelor degree in 1997. He started his graduate study in the Institute of Electronics, National Chiao-Tung University in 1997, under the guidance of Professor Jen-Chung Lou and Dr. Chao-Hsin Chien. Since 1998 he has been studying for his Ph. D. degree. His doctoral research involved the thickness scaling and reliability investigation of gate dielectrics and inter-poly dielectrics using nitrided oxides and high-dielectric constant materials.

During the academic year 2000-2001, he worked at the Diffusion Division, Macronix International Corporation on advanced nitrided oxides development. During June 2001 to so far, he joined the high- $\kappa$  dielectric investigation group under the direction of Dr. Chao-Hsin Chien, and focus on the impact of high- $\kappa$  materials on stacked-gate flash memories through 2D Medici simulation and experimental characteristics of the inter-poly high- $\kappa$  dielectrics. During Jan. 2003 to so far, he joined the Diffusion Department, Process Section II, Powerchip Semiconductor Corporation on advanced Ta<sub>2</sub>O<sub>5</sub> high- $\kappa$  dielectrics development cooperated with ERL, ITRI for next generation DRAM. During March 2004 to so far, he joined the Advanced Technology Development Division, Nanya Technology Corporation on alternative Al<sub>2</sub>O<sub>3</sub> high- $\kappa$  dielectrics development for next generation DRAM.
## **Publication List**

- Y. Y. Chen, C. H. Chien and J. C. Lou, "High quality Al2O3 IPD with NH3 surface nitridation," *IEEE Electron Device Lett.*, vol. 24, no. 8, p. 503, Aug. 2003.
- [2] <u>Y. Y. Chen</u>, J. C. Lou, T. H. Perng, C. W. Chen and C. H. Chien, "The impact of high-κ inter-poly dielectrics (IPD) on the programming/erasing performances of sacked-gate flash memories," in *Electron Devices and Materials Symposia* (*EDMS*), 2003, p. 42.
- [3] <u>Y. Y. Chen</u>, C. H. Chien and J. C. Lou, "Characteristics of the inter-poly Al2O3 dielectrics on NH3-nitrided bottom poly-Si for next-generation flash memories," *Jpn. J. Appl. Phys.*, accepted to be published.
- [4] <u>Y. Y. Chen</u>, C. H. Chien and J. C. Lou, "Reliability characteristics of sub-3nm nitrided oxides formed by pre-oxidation nitrogen implanted Si substrate and post-oxidation NO-annealing," submitted to *Thin Solid Films*.
- [5] <u>Y. Y. Chen</u>, J. C. Lou, C. M. Chen, K. T. Kin, "Method of forming ultrathin oxide layer by ozonated water," pending, Taiwan Patent.