## **CHAPTER 4**

# Growth of ZnSe epilayer on Si substrate using Ge/Ge<sub>x</sub>Si<sub>1-x</sub> buffer structure

In this chapter the epitaxial growth of ZnSe layers on Si substrates utilizing a Ge/Ge<sub>0.95</sub>Si<sub>0.05</sub>/Ge<sub>0.9</sub>Si<sub>0.1</sub> buffer structure is presented. In this study, we examine the structure, optical characteristics and atomic interdiffusion of the ZnSe epilayer grown on Si. In a sample with large off-cut angle Si substrate, the outdiffusion of Ge into the ZnSe epilayer is suppressed. The low-temperature PL measurements indicate that the sample with large off-cut angle Si substrate has improveed its optical characteristics. The X-ray diffraction analysis and transmission electron microscopy (TEM) results also indicate that the use of a large off-cut angle Ge/Ge<sub>0.95</sub>Si<sub>0.05</sub>/Ge<sub>0.9</sub>Si<sub>0.1</sub>/Si substrate markedly improves the crystallinity of ZnSe epilayer and reduced the number of threading dislocations in ZnSe grown on Si. The method of low substrate temperature MEE and buffer layer growth with *in-situ* annealing has demonstrated to suppress the formation of the deep-level emission (DLE) in the ZnSe/Ge/Ge<sub>x</sub>Si<sub>1-x</sub> structure effectively.

#### **4-1 Introduction**

In recent years, ZnSe epilayers have been used extensively in optoelectronics [1] and light-emitting diode (LED) [2] applications. Presently, ZnSe is grown on GaAs and Ge substrates because it is almost lattice-matched to these materials [3]. However these substrates are very expensive and highly brittle. If high-quality ZnSe epilayers can be grown on Si substrates, these drawbacks can be overcome and the integration of ZnSe devices with Si circuits on a single chip can be realized. However, the mismatch between the lattice constants of ZnSe and Si is 4.3%, which generates high densities of dislocations on heteroepitaxial ZnSe/Si directly. The large difference in thermal expansion coefficient between these two materials also makes the growth of ZnSe on Si difficult. The formation of antiphase boundary

(APB) in GaAs/Si system, which is expected to provide deep levels inside the forbidden band and to act as strong scattering centers [16,17], this effect also in ZnSe/Si system. The phenomenon of APD is due to the growth of polar materials on nonpolar materials, two equivalent orientations corresponding to a difference in the location of cation atoms and anion atoms in the two sublattices can be expected in the epilayer. Domains of different sublattice location are separated by an antiphase boundary (APB). Various methods have been proposed to improve the crystallinity of ZnSe grown directly on Si substrates [4-6]. A high growth temperature improves the quality of epilayers since it increases step-flow growth through an increase in surface migration length [7]. However, a high growth temperature also inherently enhances atomic interdiffusion in heteroepitaxy [8]. Therefore, a low growth temperature is usually preferred in order to prevent atomic interdiffusion. In the ZnSe/GaAs heteroepitaxy, the Ga-Se or Zn-As bonds formed at the interface due to the atomic interdiffusion may induce an excess or a deficiency of electrons. Several approaches have been used to suppress the atomic interdiffusion as reported in refs.9 and 10. Similarly, interdiffusion across the ZnSe/Ge interface that occurs during epitaxial growth is also important because it affects impurity level in the epilayers. In this investigation, the growth of high-quality ZnSe epilayers on Si substrates using the Ge/Ge<sub>0.95</sub>Si<sub>0.05</sub>/Ge<sub>0.9</sub>Si<sub>0.1</sub> buffer layer developed by the authors is realized [11]. The improvement in crystallinity and the effects of the interdiffusion and optical characteristics of the ZnSe epilayers on off-cut Si substrates were investigated in this study. The method of low substrate temperature MEE and buffer layer growth with *in-situ* annealing can suppress the formation of the deep-level emission (DLE) in the off-cut angle ZnSe/Ge/Ge<sub>x</sub>Si<sub>1-x</sub> structure effectively is also demonstrated. Secondary ion mass spectroscopy (SIMS), X-ray diffraction (XRD) analysis, transmission electron microscopy (TEM) and PL measurements were performed to elucidate the morphological, structural and optical characteristics of the ZnSe/Ge/Ge<sub>0.95</sub>Si<sub>0.05</sub>/Ge<sub>0.9</sub>Si<sub>0.1</sub>/Si samples.

### 4-2 ZnSe epitaxial layer growth procedures

The growth of the Ge/Ge<sub>0.95</sub>Si<sub>0.05</sub>/Ge<sub>0.9</sub>Si<sub>0.1</sub> buffer layers was carried out using an ultrahigh vacuum chemical vapor deposition (UHV/CVD) system at a base pressure of less than  $2 \times 10^{-8}$  Torr [11]. In this study, a 4" p-Si (100) substrate and a p-Si substrate (100)-oriented with a off-cut toward the in-plane [110] direction were used. First, the Si substrates were cleaned by 10% HF dipping. After that, high-temperature baking at 800°C in the growth chamber was performed for 10 min. Then, a 0.8  $\mu$  m Ge<sub>0.9</sub>Si<sub>0.1</sub>, a 0.8  $\mu$  m  $Ge_{0.95}Si_{0.05}$  and a 1.0  $\mu$  m Ge layer were grown at 400 °C on the substrate in sequence. Between successive layers, growth was interrupted by an *in-situ* 750°C 15 min annealing. ZnSe epilayers were grown on the Ge/Ge<sub>0.95</sub>Si<sub>0.05</sub>/Ge<sub>0.9</sub>Si<sub>0.1</sub>/Si substrates using the Veeco-Applied-EPI 620 molecular beam epitaxy (MBE) system. The solid sources of Zn (6N) and Se (6N) were used for the growth. The cell temperatures of Zn and Se were 300 and 175 °C, respectively. The substrate surface temperature was controlled at 250-350°C throughout the growth process. The low substrate temperature MEE and buffer layer growth with in-situ annealing method includes: Zn prelayer to initiate migration enhance epitaxy (MEE) and buffer layer were grown at 250°C in sequence then *in-situ* annealing at 400°C for 10mins in the high vacuum. The mechanism of the low substrate temperature MEE and buffer layer growth with *in-situ* annealing method employed in this work is shown schematically in Fig. 4.1.6. SIMS analysis was used to investigate atomic interdiffusion. Epilayer quality was verified using XRD analysis. TEM was used to observe the dislocation distribution and estimate threading dislocation density. Low-temperature PL measurements were performed at 13 K using a closed-cycle refrigerator to determine crystal quality.

# 4-3 Analysis of Ge inter-diffusion in ZnSe/Ge/Ge<sub>0.95</sub>Si<sub>0.05</sub>/Ge<sub>0.9</sub>Si<sub>0.1</sub>/Si

The suppression of atomic interdiffusion across the ZnSe/Ge heterostructure is a key challenge in increasing the yield, and improving the performance and reliability of this

structure for future device applications. The SIMS depth profiles of the heteroepitaxial ZnSe/Ge/Ge<sub>0.95</sub>Si<sub>0.05</sub>/Ge<sub>0.9</sub>Si<sub>0.1</sub>/Si heterostructure were taken to examine whether the use of an off-cut Si substrate can effectively suppress the diffusion of Ge, Zn and Se into the heterostructure. Figure 4.1 shows the SIMS depth profiles of Ge, Zn and Se in the ZnSe/Ge/Ge<sub>0.95</sub>Si<sub>0.05</sub>/Ge<sub>0.9</sub>Si<sub>0.1</sub>/Si heterostructure with (a) 0° and (b) 2° off-cut Si substrates. Ge atoms diffused markedly into the heterointerface for the 0° off-cut sample as shown in Fig. 4.1(a). For the 0° off-cut sample, the Ge outdiffusion depth was 0.22  $\mu$  m and the Ge concentration was approximately  $1 \times 10^{20}$  atoms/cm<sup>-3</sup>. For the 2° off-cut sample, Ge into the ZnSe epilayer is suppressed using the 2° off-cut Si substrate. The diffusion of Zn and Se into the Ge buffer layer is not evident in all the samples.

# 4-4 Optical characteristics of the ZnSe epilayers grown on Ge/GeSi/Si system

ALL DATE

The crystal quality and optical characteristics of the ZnSe epilayers grown on Si can be examined by low-temperature PL measurements. Figure 4.2 (a) shows the PL spectra measured at 13 K for the (a)  $2^{\circ}$  and (b)  $0^{\circ}$  off-cut Si substrates. These samples with Zn atoms to initiate the MEE growth at 350 °C. The narrowest and most intense PL peak at approximately 2.800 eV is compared with that observed for the high-quality ZnSe epilayers grown on GaAs substrates in our previous investigation [12]. This peak includes an impurity-bound exciton (X/I) and free-exciton (FX) emission [12,13]. At 2.770 eV, a weak peak was found to indicate the donor to valence band recombination [12,14]. Another peak at approximately 2.600 eV, called the Y<sub>0</sub> line, is associated with misfit dislocations [10,12]. Finally, the peak in the range from 2.500 to 2.000 eV corresponds to deep-level emission (DLE) [15], which is weak in the 2° off-cut sample, while it is appreciable in the 0° off-cut sample. In ref. 15, the authors suggested that the origin of DLE is defects such as Zn vacancies. According to SIMS and PL results, Ge-interdiffusion-induced Zn vacancies may be suppressed by the use of  $2^{\circ}$  off-cut Si substrates. Comparing spectrum (a) with spectrum (b), it was found that FX vanished in spectrum (b), while X/I dominated the spectrum, which supports the notion, that the use of a  $2^{\circ}$  off-cut Si substrate can improve crystal quality effectively.

# 4-5 Material characteristics of the ZnSe epilayers grown on Ge/GeSi/Si system

The crystallinity of the ZnSe epilayers on the Ge/Ge<sub>0.95</sub>Si<sub>0.05</sub>/Ge<sub>0.9</sub>Si<sub>0.1</sub>/Si substrates was examined by X-ray diffraction analysis. Figure 4.3 shows the x-ray diffraction pattern of the ZnSe sample on the 2° off-cut substrate. The diffraction pattern has nine major peaks as follows (400) Si,  $\theta = 34.7^{\circ}$ , (400) Ge,  $\theta = 33.1^{\circ}$  (400) ZnSe,  $\theta = 32.9^{\circ}$ , (220) Si,  $\theta = 30.5^{\circ}$ , Ge,  $\theta = 29.9^{\circ}$ , (501) Ge,  $\theta = 22.5^{\circ}$ , (200) ZnSe,  $\theta = 15.7^{\circ}$ , (112) Ge,  $\theta = 16.64^{\circ}$  and (220) Ge,  $\theta$ =10.27°. These diffraction angles almost coincide with those calculated using the equation of Bragg reflection condition. The intensity and full width at half maximum (FWHM) of the (400) ZnSe diffraction peak are  $1.1 \times 10^5$  cps and 0.187 degree, respectively. Meanwhile, the intensity of the (400) ZnSe peak obtained from the 0° off-cut sample is  $7.2 \times 10^4$  cps and the FWHM is 0.320 deg.. This, again, indicates that the crystal quality of the 2° off-cut sample is better than that of the 0° off-cut sample.

TEM was used to determine the distribution of dislocations and estimate threading dislocation density (TDD). The  $0^{\circ}$  off-cut sample exhibited a higher TDD ( $1 \times 10^{7}$  cm<sup>-2</sup>) than the  $2^{\circ}$  off-cut sample from the TEM observations. The surface of the sample was smooth when a  $2^{\circ}$  off-cut Ge/Ge<sub>0.95</sub>Si<sub>0.05</sub>/Ge<sub>0.9</sub>Si<sub>0.1</sub>/Si substrate was used. A high-resolution TEM lattice image of the top ZnSe epilayer and the bottom Ge buffer layer for the  $2^{\circ}$  off-cut sample is shown in Fig. 4.4(a). The high-resolution TEM image shows that the ZnSe lattice matches well with the Ge lattice at the heteroepitaxy interface. Additionally, there is no dislocation in

this image. A plan-view TEM image of the 2° off-cut sample is shown in Fig. 4.4 (b). There is no dislocation in this image. By analyzing several plan-view TEM images, the TDD is estimated to be about  $3 \times 10^6$  cm<sup>-2</sup>, which is close to the TDD of buffer Ge/Ge<sub>0.95</sub>Si<sub>0.05</sub>/Ge<sub>0.9</sub>Si<sub>0.1</sub> layers, as reported in Ref. 11.

# 4-6 Suppression of DLE formation using the method of low temperature MEE and buffer layer growth with *in-situ* annealing

Figure 4.5 shows the PL spectrum of (a)  $0^{\circ}$ , (b)  $4^{\circ}$  and (c)  $6^{\circ}$  off-cut sample with 300°C initial MEE layers. The formation of DLE in the ZnSe/Ge/Ge<sub>x</sub>Si<sub>1-x</sub> structure reduces with the increase of the off-cut angle of the virtual substrates. This indicates the virtual substrate with higher off-cut angle can suppress the defects, Zn vacancies and atomic interdiffusion effectively. Comparing Fig. 4.2 and Fig. 4.5, it was found that the low substrate temperature MEE growth can suppress the formation of DLE in the ZnSe/Ge/Ge<sub>x</sub>Si<sub>1-x</sub> structure. Hence, the higher off-cut angle virtual substrate and lower MEE growth temperature is needed for suppressing the formation of DLE in the ZnSe/Ge/Ge<sub>x</sub>Si<sub>1-x</sub> structure.

For further suppressing the formation of DLE in the ZnSe/Ge/Ge<sub>x</sub>Si<sub>1-x</sub> structure, the method of low substrate temperature MEE and buffer layer growth with *in-situ* annealing was adopted. The use of Zn prelayer to initiate the MEE can suppress defect, Zn vacancies and interdiffusion in the epilayer was demonstrated as shown in previously discussions. Figure 4.6 (a) shows Zn prelayer to initiate the MEE on the off-cut substrate. Generally at low growth temperature, two-dimensional nucleation is prevailing [18,19]. This means that at low growth temperature nucleation may occur not only at step sides, but also on the terraces between the steps as shown in Fig. 4.6 (b). The nuclei at the steps will thus be surrounded by the nuclei on the terrace so that they are not able to connect with each other. We assume that (i) the initially nucleated ZnSe crystallographic orientation is perpendicular to the step at surface the (ZnSe-A); (ii) the nuclei formed on the terraces have the reversed sublattice location, ZnSe-B.

Low temperature buffer growth on such a surface will have the result that the initially nucleated ZnSe at the surface steps will become less dominant during further growth and at last will completely annihilate, as shown in Fig. 4.6 (c). After that, a *in-situ* annealing at 400  $^{\circ}$ C for 10min was performed for removing of defects that possibly generate in the ZnSe layer grown at low temperature. Finally, growth of ZnSe on such a surface at 300°C, as shown in Fig. 4.6 (d).

Figure 4.1.7 shows the PL spectrum of the 6° off-cut ZnSe samples grown by using (a) high temperature directly growth (b) only initial MEE growth and (c) initial MEE with low temperature buffer growth process. Comparing spectrum (a), (b) and (c), it was apparently found that the method of low substrate temperature MEE and buffer layer growth with *in-situ* annealing can suppress the formation of DLE in the 6° off-cut ZnSe/Ge/Ge<sub>x</sub>Si<sub>1-x</sub> structure.

Figure 4.1.8 shows the PL spectrum of (a) 6° off-cut ZnSe sample grown by using initial MEE with low temperature buffer layer and (b) directly grown ZnSe on GaAs sample. The formation of DLE in the  $6^{\circ}$  off-cut ZnSe/Ge/Ge<sub>x</sub>Si<sub>1-x</sub> structure is still conspicuous but closing to the peak of ZnSe/GaAs structure, this maybe attribute to the surface morphology of Ge and the dislocation density of the Ge virtual substrate.

### **4-7 Conclusions**

high-quality ZnSe epilayers The growth of on Si substrates using а Ge/Ge<sub>0.95</sub>Si<sub>0.05</sub>/Ge<sub>0.9</sub>Si<sub>0.1</sub> buffer layer was demonstrated. The use of the large off-cut Si substrate improved the crystallinity of the ZnSe epilayer grown and successfully suppressed Ge diffusion into the ZnSe layers. The ZnSe epilayers grown on the large off-cut Ge/Ge<sub>0.95</sub>Si<sub>0.05</sub>/Ge<sub>0.9</sub>Si<sub>0.1</sub> buffer layers also exhibited a low threading dislocation density. The PL spectrum of the large off-cut ZnSe sample shows intense FX with a narrow peak width. These results indicate that the use of the large off-cut Si substrate suppresses interdiffusion through the heterointerface and helps the growth of high-quality layers by reducing dislocation generation. The method of low substrate temperature MEE and buffer layer growth with *in-situ* annealing to suppress the formation of the deep-level emission in the  $ZnSe/Ge/Ge_xSi_{1-x}$  structure was also demonstrated. This technique is very promising for the development of integrating optical and electronic devices in the same chip in the future.



### **4-8 References**

[1] M. A. Haase, J. M. Depuydt and H. Chang, "Blue-green laser diodes," *Appl. Phys. Lett.* 59 1272 (1991).

[2] D. Eason, J. Ren, Z. Yu, C. Hughes, J. W. Cook, Jr., J. F. Schetzina, N. A. El-Masry, Gene Cantwell and William C. Harsh, "Blue and green light-emitting diode structures grown by molecular beam epitaxy on ZnSe substrates," *J. Crystal Growth* **150** 718 (1995).

[3] Ibrahim M. Abdel-Motaleb, S. Pal and P. Desai, "Characterization of ZnSe/Ge material growth using the atomic force microscope," *J. Crystal Growth* **217** 366 (2000).

[4] Toru Aoki, Motohiko Morita, Daiji Noda, Yoichiro Nakanishi, Yoshinori Hatanaka and Naoto Azuma, "ZnSe epitaxial growth on Si(100) and Ge(100) by H-radical assisted MOCVD," *Applied Surface Science* **113/114** 23 (1997).

[5] M. Yokoyama, N. T. Chen and H. Y. Ueng, "Growth and characterization of ZnSe on Si by atomic layer epitaxy," *J. Crystal Growth* **212** 97 (2000).

[6] V. H. Méndez-García, A. Pérez Centeno, M. López-López, M. Tamura, K. Momose, K. Ojima and H. Yonezu, "Improvement in the crystal quality of ZnSe films on Si(111) substrates with a nitrogen surface treatment," *Thin Solid Films* **373** 33 (2000).

[7] J. H. Neave, P. J. Dobson, J. Zhang and B. A. Joyce, "Reflection high-energy electron diffraction oscillations from vicinal surfaces—a new approach to surface diffusion measurements," *Appl. Phys. Lett.* **47** 100 (1985).

[8] P. A. Murawala, O. Tsuji and S. Fujita, "Effect of annealing and sulfur passivation of GaAs surface in ZnSe/GaAs hetrostructure," *Jpn. J. Appl. Phys.* **30** 3777 (1991).

[9] J. S. Song, S. H. Seo, M. H. Oh, J. H. Chang, M. W. Cho and T. Yao, "Suppression of impurity interdiffusion in heteroepitaxy by inserting a low-temperature buffer layer in between the epilayer and the substrate," *J. Crystal Growth* **261** 159 (2004).

[10] M. López- López, V. H. Méndez-García, M. Meléndez-Lira, J. Luyo-Alvarado, M.Tamura, K. Momose and H. Yonezu, "Molecular Beam Epitaxial Growth of ZnSe Layers on

GaAs and Si Substrates," Phys. stat. sol. (b) 220 99 (2000).

[11] G. L. Luo, T. H. Yang, E. Y. Chang, C. Y. Chang and K. A. Chao," Growth of high-quality Ge epitaxial layers on Si (100)," *Jpn. J. Appl. Phys.* **42** L517 (2003).

[12] C. S. Yang, D. Y. Hong, C. Y. Lin, W. C. Chou, C. S. Ro, W. Y. Uen, W. H. Lan and S. L.

Tu, "Optical properties of the  $ZnSe_{1-x}Te_x$  epilayers grown by molecular beam epitaxy," *J. Appl. Phys.* **83** 2555 (1998).

[13] Y. D. Kim, S. L. Cooper, M. V. Klein and B. T. Jonker, "Optical characterization of pure ZnSe films grown on GaAs," *Appl. Phys. Lett.* **62** (19) 2387 (1993).

[14] J. L. Merz, K. Nassau and J. W. Shiever, "Pair Spectra and the Shallow Acceptors in ZnSe," *Phys. Rev. B* 8 1444 (1973).

[15] X. B. Zhang, K. L. Ha and S. K. Hark, "Thickness dependent surface morphologies and luminescent properties of ZnSe epilayers grown on (001) GaAs by metalorganic chemical vapor phase deposition," *J. Crystal Growth* **223** 528 (2001).

[16] H. kroemer, J. Cryst. Growth 81, 193 (1987).

[17] P. M. Petroff, "Nucleation and growth of GaAs on Ge and the structure of antiphase boundaries," *J. Vac. Sci. Technol. B* **4**, 874 (1986).

[18] R. Hull and J. C. Bean, Semiconductors and Semimetals 33, Chap. 1 (1991).

[19] J. W. Matthews, Epitaxial Growth (Academic, New York, 1975).



Fig. 4.1 SIMS profiles of Ge, Zn and Se in heteroepitaxial layers grown on (a)  $0^{\circ}$  and (b)  $2^{\circ}$  Ge/Ge<sub>0.95</sub>Si<sub>0.05</sub>/Ge<sub>0.9</sub>Si<sub>0.1</sub>/Si substrates.



Fig. 4.2 PL spectra of the 1.0- $\mu$ m-thick ZnSe layer on (a) 2° and (b) 0° off-cut Ge/Ge<sub>0.95</sub>Si<sub>0.05</sub>/Ge<sub>0.9</sub>Si<sub>0.1</sub>/Si substrates.



Fig. 4.3 X-ray diffraction pattern of ZnSe on Ge/Ge<sub>0.95</sub>Si<sub>0.05</sub>/Ge<sub>0.9</sub>Si<sub>0.1</sub>/Si substrate.



(a)

Fig. 4.4 (a) Cross-sectional high-resolution TEM image of ZnSe grown on Si.



(b)

Fig. 4.4 (b) plan-view TEM image of ZnSe grown on Si.



Fig. 4.5 PL spectra of (a)  $0^{\circ}$ , (b)  $4^{\circ}$  and (c)  $6^{\circ}$  off-cut sample with 300°C initial MEE layers.



Fig. 4.6 Schematic of the mechanism of the low temperature MEE and buffer layer growth with *in-situ* annealing method.



Fig. 4.7 PL spectra of the 6<sup>o</sup>off-cut ZnSe samples grown by using (a) high temperature directly growth (b) only initial MEE growth and (c) initial MEE with low temperature buffer growth process.



Fig. 4.8 PL spectra of (a) 6<sup>o</sup>off-cut ZnSe sample grown by using initial MEE with low temperature buffer and (b) directly grown ZnSe on GaAs sample.