## I. INTRODUCTION

**F**OR the small-signal modeling of hetero junction bipolar transistor (HBT), either Tee or Pi circuit configurations can be used [1]–[4]. Though the Tee circuit reflects the device physics aspect of this transistor; the Pi circuit, however, is still preferred by some circuit designers and thus will be explored in this paper. As in Fig. 1, the HBT's Pi model consists of the intrinsic transistor, which is enclosed by the dotted box; the base spreading resistor Rbb; the substrate network Csub1, Csub2 and Rsub [5]; the external parasitic capacitor Cext; the base, emitter and collector resistors Rb, Re, Rc; the input and output pad capacitors Cpad1, Cpad2. Following the approach suggested by [6], two time constants  $\tau$  1 and  $\tau$  2 are added on to the trans-conductance Gm; Rce and Cce are for the admittance of this voltage-induced current source [7], [8]. One challenge in HBT's small-signal Pi modeling comes from the presence of Rbb, whose location between Cext and the intrinsic transistor makes possible the derivation of both Cext and Rbb, so far, only by way of additional test structures or numerically [9]. In this paper, close-form expressions for these two parameters have been worked out, which, together with a revised circuit configuration, make more efficient and accurate the HBT's small-signal Pi modeling.



Fig. 1. HBT's small-signal Pi model where the substrate network consists of Csub1, Csub2 and Rsub. Trans-conductance Gm is set to Gm0 e-j $\omega \tau$  1=(1 + j $\tau$  2); its associated shunt admittance is provided by Rce and Cce.



Fig. 2. The HBT under test.

### II. HBT SMALL-SIGNAL PI MODELING

Fig. 2 shows the HBT under test, which is made of  $0.35 \mu$  m SiGe-BiCMOS process with bulk resistivity of  $8\Omega$ -cm for the substrate. Two-port short, open, load and through (SOLT) calibration is performed using  $100<sup>1</sup>m$  Cascade probes on the ceramic test substrate. With the Agilent network analyzer's output power set to -10dbm, losses due to the additional cables and bias-T's will pull the power level down to -20dBm. DC bias for this transistor comes from HP4142B modular DC source/monitor.

To find out the parasitics of both the input and output pads, an open-pad test structure is designed where the transistor itself has been removed. Frequency-independent capacitance can therefore be obtained as Cpad1 = 43fF,  $Cpad2 = 46fF$ . The measured cross-coupling capacitance between input and output is  $\overline{u}$ three orders less and can be neglected. Using appropriate de-embedding procedure, these capacitors can be removed from the transistor's Pi model.

Since Rb, Re and Rc lie below the first-layer metal, they are beyond the reach of a short-circuit test structure and can be only determined by enforcing the transistor into saturation. With the current flowing out of the collector to be half of the gate current, we gradually increase the gate current and voltage, from 1mA and 18.8mV respectively, to 11mA and 95mV. By modeling this saturated intrinsic transistor as two conducting diodes, like that in Fig. 3, this transistor has a Tee-like circuit configuration, especially at low frequency. By extrapolating the measured resistance



Fig. 3. Saturated HBT for the determination of Re, Rb and Rc. (a)Schematic. (b) By extrapolating the measured resistance to those corresponding to infinite base current, we have Rb = 7.5 $\Omega$ , Re = 4,1 $\Omega$  and Rc = 4.3 $\Omega$ . The solid curves correspond to 2GHz; the dashed ones are for 5GHz.

to that corresponding to infinite base current, we have Rb, Re and Rc equal to 7.5  $\Omega$ , 4.1  $\Omega$  and 4.3  $\Omega$  respectively. Now the impacts of both Rb and Rc on the transistor's Pi model are ready to be removed; Re, however, will be temporarily retained for the purpose of determining the substrate network.

Though mathematically the substrate network can be decided with saturated transistor, the small in-parallel Re, nonetheless, renders the derived values highly susceptible to measurement uncertainties. Reliable results can be obtained by reverse-biasing the transistor. With Vc = 0Volt, Ic = -1:019  $\cdot$  10<sup>-2</sup>  $\mu$  A, Vb = -1:05Volt and Ib = -2:22  $\cdot$  10<sup>-2</sup>  $\mu$  A, the reverse-biased intrinsic transistor resembles two separate capacitors like that in Fig. 4. As both Y22 and Y12 are concerned, port#1 on the left of the schematic will be connected to the ground while the signal is injected into port#2 on the right. If Rbb is much smaller than the impedance of the series  $C \pi Re$ circuit, then most of the current passing through  $C<sup>1</sup>$  from port#2 will flow down the Rbb branch rather than the C $\pi$  Re branch. By treating this C $\pi$  Re branch as open-circuit, we have  $Ysub = Y22 + Y12$  and the substrate network can now be determined as Csub1 = 20.1fF, Csub2 = 62.6fF and Rsub=  $141 \Omega$  By contrast, if only series or parallel RC circuit is used to model the substrate network, the resulting parameters will be highly frequency-dependent.

With the impacts of substrate network and Re readily removed, the reverse-biased circuit looks like that in Fig. 5. Analytical solutions for the constituting components can be obtained once Y11 and Y12 are known :

-6-



Fig. 4. Reverse-biased HBT for the determination of substrate network.(a) Schematic. (b) Measured and simulated substrate admittance Ysub. The solid curve is the measured result; the dashed curve is the simulated one with  $Csub1 = 20.1$  fF,  $Csub2 =$ 62.6fF and Rsub =  $141 \Omega$ .



Fig. 5. Reverse-biased HBT where the substrate network and Re have been de-embedded for the purpose of determining Cext. (a) Schematic. (b)Measured Cext vs. frequency.

$$
Y_{11} = j \omega C_{ext} + \left[ R_{bb} + \frac{1}{j \omega (C_{\pi} + C_{\mu})} \right]^{-1}
$$
  
\n
$$
Y_{21} = -j \omega C_{ext} - \frac{C_{\mu}}{C_{\mu} + C_{\pi}} \cdot \left[ R_{bb} + \frac{1}{j \omega (C_{\pi} + C_{\mu})} \right]^{-1}.
$$
  
\n(1)

By defining H as

$$
H = \frac{1}{Y_{11} + Y_{12}} = \left[ R_{bb} + \frac{1}{j \omega (C_{\pi} + C_{\mu})} \right] \frac{C_{\mu} + C_{\pi}}{C_{\pi}}, \quad (2)
$$

we have the bias-dependent values of

$$
C_{\pi} = \frac{-1}{\omega \cdot \operatorname{Im}(H)}; \quad R_{bb} = \frac{1}{\operatorname{Re}(Y_{11})} \left[ \frac{\operatorname{Re}(H)}{|H|} \right]^2
$$
  

$$
C_{\mu} = \left[ 1 - \frac{\operatorname{Re}(Y_{11}) \cdot |H|^2}{\operatorname{Re}(H)} \right] \frac{1}{\omega \cdot \operatorname{Im}(H)}, \tag{3}
$$

and the bias-independent value of

$$
C_{ext} = \frac{1}{\omega} \left[ \text{Im}(Y_{11}) - \text{Re}(Y_{11}) \cdot \frac{1}{\omega(C_{\pi} + C_{\mu})R_{bb}} \right]
$$

$$
= \frac{1}{\omega} \left[ \text{Im}(Y_{11}) + \text{Re}(Y_{11}) \cdot \frac{\text{Im}(H)}{\text{Re}(H)} \right]. \tag{4}
$$

**SULLER** 

The measured results are C  $\pi$  = 59.4fF, Rbb = 14.5-, C  $\mu$  = 6.0fF, and Cext = 25.5fF.

The impact of Cext on the transistor's Pi model can now be removed.

Finally, the transistor is set under normal bias condition with  $Vc = 2Volt$ , Ic = 6.9mA, Vb = 0.95Volt, and Ib = 58.4  $\mu$  A. Rbb can be obtained once both Y11 and Y21, as in the schematic of Fig. 6, are known :



Fig. 6. Rbb and the intrinsic transistor in normal bias. (a) Schematic where the trans-conductance Gm = Gm0 e-j $\omega \tau$  1=(1 + j  $\tau$  2). (b) Measured Rbb vs. frequency.

$$
Y_{11} = \left[ R_{bb} + \frac{1}{j \omega (C_{be} + C_{bc}) + 1/R_{be}} \right]^{-1}
$$
  
\n
$$
Y_{12} = -j \omega C_{bc} \cdot \left[ 1 + \frac{R_{bb}}{R_{be}} + j \omega (C_{bc} + C_{be}) R_{bb} \right]^{-1},
$$
 (5)

i.e.

$$
\frac{Y_{11}}{Y_{12}} = \left[ j\,\omega\,\left(C_{be} + C_{bc}\right) + \frac{1}{R_{be}} \right] \cdot \frac{j}{\omega\,C_{bc}}.
$$
 (6)

Therefore,

$$
R_{bb} = \text{Re}\left(\frac{1}{Y_{11}}\right) + \frac{1}{\omega(C_{be} + C_{bc})R_{be}} \cdot \text{Im}\left(\frac{1}{Y_{11}}\right)
$$
  
= Re  $\left(\frac{1}{Y_{11}}\right) - \frac{\text{Im}(Y_{11}/Y_{12})}{\text{Re}(Y_{11}/Y_{12})} \cdot \text{Im}\left(\frac{1}{Y_{11}}\right)$  (7)

IEISI If the trans-conductance is a real number, it is also possible expressing Rbb in terms of Y11 and Y21, as suggested in [10]. Since the trans-conductance of the HBT under test exhibits a strong frequency dependency, it is our proposed expression that brings in consistent results. The numerical approach used in [11] tends to generate negative Rbb in this case.

Parameters of the intrinsic transistor can now be easily determined as Rbb = 21.7  $\Omega$ , Cbe = 439fF, Rbe = 587 $\Omega$ , Cbc = 45fF, Rce = 576 $\Omega$ , Cce = 17.6fF, Rce = 724 $\Omega$ , Cce = 10fF, Gm0= 158mS,  $\tau$  1 = 1.76pSec and  $\tau$  2 = 11.2pSec. From Fig. 7, it is clear that both  $\tau$  1 and  $\tau$  2 are needed to explain the magnitude and phase variation of the transconductance. Accuracy of the HBT's small-signal Pi modeling can be verified by comparing the measured and simulated S-parameters, as in Fig. 8.



Fig. 7. Measured and simulated trans-conductance. (a) Magnitude of the trans-conductance where the solid curve is the measured result; the overlapping dashed curve is the simulated one with Gm0 = 158mS,  $\tau$  1 = 1.76pSec and  $\tau$  2 = 11.2pSec. (b) Phase of the trans-conductance where the solid curve is the measured result; the overlapping dashed curve 1 is the simulated one; dashed curve 2 is the simulated phase with  $\tau$  1 = 0pSec.



**Fig. 8. Measured and simulated S-parameters of the normal-biased HBT. (a) S-parameters in dB vs. frequency. The solid curves are the measured results; the overlapping dashed curves are the simulated ones. (b) The measured and simulated S-parameters on the Smith chart.**

# III. CONCLUSION

In this paper, analytical expressions for the external base collector capacitor Cext and the base spreading resistor Rbb used in HBT's small-signal Pi model have been derived. Agreement between the measured and simulated results verifies the accuracy of the improved approach on HBT's small signal Pi modeling.



#### **REFERENCES**

[1] U. Basaran, N. Wieser, G. Feiler, M. Berroth, "Small-signal and high frequency noise modeling of SiGe HBTs," *IEEE Trans. Microwave*

*Theory Techniques,* vol. 53, pp. 919–928, March 2005.

[2] B. Li, S. Prasad, "Basic expressions and approximations in small signal

parameter extraction for HBT's," *IEEE Trans. Microwave Theory*

*Techniques,* vol. 47, pp. 534–539, May. 1999.

[3] D. A. Teeter, W. R. Curtice, "Comparison of hybrid Pi and Tee HBT circuit topologies and their relationship to large signal modeling," *IEEE*

*MTT-Symposium, Denver, CO,* vol. 2, pp. 375–378, June, 1997.

[4] A. Schuppen, U. Erben, A. Gruhle, H. Kibbel, H. Schumacher, U. Konig, "Enhanced SiGe hetero junction bipolar transistors with 160 GHz-fmax,"  $41111$ *IEDM Tech. Digest,* pp. 743–746, 1995.

[5] M. Pfost, H. Rein, T. Holzwarth, "Modeling substrate effects in the design of high-speed Si-bipolar IC's," *IEEE J. Solid-State Circuits,* vol. 31, pp. 1493–1501, Oct. 1996.

[6] J. A. Seitchik, A. Chatterjee, P. Yang, "An accurate bipolar model for large-signal transient and AC applications," *IEDM Tech. Digest,* pp. 244– 247, 1987.

[7] C. E. Biber, M. L. Schmatz, T. Morf, U. Lott, W. Bachtold, "A nonlinear microwave MOSFET model for Spice simulators," *IEEE Trans.* *Microwave Theory Techniques,* vol. 46, pp. 604–610, May 1998.

[8] R. Sung, P. Bendix, M. B. Das, "Extraction of high-frequency equivalent

circuit parameters of sub-micron gate-length MOSFETs," *IEEE Trans.*

*Electron Device,* vol. 45, pp. 1769–1775, Aug. 1998.

[9] D. Costa, W. U. Liu, J. S. Harris, "Direct extraction of he AlGaAs/GaAs

hetero junction bipolar transistor small-signal equivalent circuit," *IEEE*

*Trans. Electron Devices,* vol. 38, pp. 2018–2024, Sep. 1991.

[10] D. W. Wu, D. L. Miller, "Unique determination of AlGaAs/GaAs HBT's small-signal equivalent circuit parameters," *IEEE 15th GaAs Symposium,*

*San Jose, CA,* Technical Digest, pp. 259–262, Oct. 1993.

[11] W. J. Kloosterman, J. C. J. Paasschen, D. B. M. Klaassen, "Improved extraction of base and emitter resistance from small signal high frequency admittance measurements," *IEEE Proceedings of the Biploar/BiCOMS* **Tarat** *Circuits and Technology Meeting, Minneapolis, MN,* pp. 93–96, Sep. 1999.

# 個人簡歷

姓名: 楊天仁

出生年月日:1982年2月3日

籍貫:台灣省台南縣

址:台南縣歸仁鄉保興街18號

學歷:

國立台南第一高級中學

國立交通大學電子工程系 國立交通大學電子研究所



碩士論文題目:

異質接面電晶體小訊號建模之改進解析法

An Improved Analytical Approach On TheDetermination of HBT's Small-Signal Pi Modeling