# 國立交通大學

電子工程學系 電子研究所碩士班

# 碩士論文

高介電常數材料二氧化鉿於 金屬-絕緣體-金屬電容之研究 Investigation of High-K Material HfO<sub>2</sub> on Metal-Insulator-Metal Capacitor

1896

研究生:許修豪Shiou-Hau Hsu指導教授:羅正忠博士Dr. Jen-Chung Lou

中華民國九十五年七月

# 高介電常數材料二氧化鉿於 金屬-絕緣體-金屬電容之研究

# Investigation of High-K Material HfO<sub>2</sub> on Metal-Insulator-Metal Capacitor

研 究 生:許修豪 指導教授:羅正忠 博士

Student : Shiou-Hau Hsu Advisor : Dr. Jen-Chung Lou

國立交通大學

電子工程學系 電子研究所碩士班



Submitted to Institute of Electronics College of Electrical Engineering and Computer Science National Chiao Tung University in Partial Fulfillment of the Requirements for the Degree of Master of Science in Electronic Engineering July 2006 Hsinchu, Taiwan, Republic of China

中華民國 九十五 年 七 月

# 高介電常數材料二氧化鉿於 金屬-絕緣體-金屬電容之研究

研究生:許修豪 指導教授:羅正忠 博士

## 國立交通大學

電子工程學系 電子研究所碩士班



對於金絕金電容而言,尺寸的微縮可以減少晶片的大小和 類比與射頻電路的成本。為了達到高電容密度與低漏電流密度 的目標,高介電係數材料的需求是必要的。金絕金電容是利用 濺鍍二氧化鉿和鉭組成。使用二氧化鉿當高介電係數材料的金 絕金電容,電容密度高達 25.67 $fF/um^2$ 以及漏電流密度大約 3.5  $\times 10^{-7}$  A/cm<sup>2</sup>。

之後,我們討論沉積後退火對於金絕金電容的影響。發現 到元件的漏電流密度在做完通氧氣時沉積後退火會變小,電容 密度則是再作完通氮氣時沉積後退火會變大的結果。另外,我 們還討論表面電漿處理對金絕金電容的影響。發現到元件的電 容電壓係數會變小的特性。

# The Integrated Investigation of High-κ Material Al<sub>2</sub>O<sub>3</sub>

Student : Shiou-Hau Hsu

Advisor : Dr. Jen-Chung Lou

## Department of Electronics Engineering and Institute of Electronics

#### National Chiao Tung University, Hsinchu, Taiwan



Continuous down-scaling of the size of metal–insulator–metal (MIM) capacitors is required to reduce chip size and the cost of analog and RF ICs. The use of a high-k dielectric is the only way to achieve this goal, since decreasing the dielectric thickness to achieve high capacitance density degrades the leakage current. Metal-insulator- metal (MIM) capacitors are fabricated using sputtered HfO<sub>2</sub> with Ta for top and bottom electrodes. A very high density of 25.67fF/um<sup>2</sup> has been measured in metal–insulator–metal (MIM) capacitors which use high-k HfO<sub>2</sub> the dielectric. The characteristics the MIM capacitors show the leakage current densities around  $3.5 \times 10^{-7}$  A/ cm<sup>2</sup>.

In this thesis, we discussed post deposition annealing (PDA) effects on MIM. The devices show leakage current reduces density after post deposition annealing (PDA) in  $O_2$  ambient and capacitance density increases after post deposition annealing (PDA) in  $N_2$  ambient. In addition, we discussed plasma process effects on MIM. The devices present smaller Voltage coefficient of capacitance (VCC) than the sample without plasma treatment.



## 誌 謝

時間過得真快,兩年的研究所生活即將結束。首先,我要 感謝我的指導教授羅正忠博士。協助我正確的研究方法與專業 的教導,建立深厚的研究基礎,讓我受益良多。也特別感謝論 文口試委員連振炘教授、龔正教授給予論文指導與意見。

此外,感謝實驗室的兩位學長— 永裕以及世璋學長,是你 們在我遇到困難及問題時,適時給予寶貴的意見,還有彥廷學 長對於本論文提供重要的意見,使其更加完整,謝謝你們!

在學業上,要感謝一起努力的同學們:伯翰、文煜、國源、 建華、佳寧、致維、國信、忠樂……,在生活上,感謝:建廷、 永展、翰宗、鈞凱、志偉、昇霖、曜聲……,讓我在兩年的碩 士生活不至於枯燥乏味。也要感謝一傑、宏仁、彥銘、大峰、 智仁、……等學弟們的協助。

本論文獻給我最敬愛的父母許清恩先生、黃素英女士,感 謝他們多年來辛苦的栽培和養育,當我遇到困難的時候,給予 全力的幫助與支持,達成今日的成就,謝謝你們。還有我的姊 姊瑞玲、二哥修銘,謝謝你們跟我一起分享這兩年的點點滴滴, 最後,更要感謝女朋友素錦,陪伴我度過這些日子,謝謝你們。

另外,我要感謝國家奈米元件實驗室與交大奈米中心提供 良好的設備和每一位勞苦功高的工作人員所給予的幫助,讓我 能順利的完成實驗。謝謝!

這兩年回憶,是我和你們大家一起完成的故事,記錄在這本論文裡。這本論文,獻給大家。謝謝你們~

# Contents

Abstract (in Chinese)	I
Abstract (in English)	II
Acknowledgement	IV
Contents	V
Table Captions	VII
Figure Captions	VIII

JULIU AND	
Chapter 1 Introduction	1
1.1 Background.	1
1.2 Motivation	3
1.3 Organization of the thesis	7

## Chapter 2 Characteristics of HfO<sub>2</sub> Gate Dielectrics Deposited

on Tantalum Meta	.12
2.1 Introduction	12
2.2 Experiment Details	14
2.3 Results and Discussions	15
2.3.1 Basic Characteristics of HfO2 Dielectrics Deposited or	ı Ta
Metal	15

2.3.2 Thermal Stress on the MIM Capacitors19
2.3.3 J-V Curves Measurement under Various Temperatures20
2.3.4 Compared to MIM (TiN/Al <sub>2</sub> O <sub>3</sub> /TiN) and MIM (Ta/HfO <sub>2</sub> /Ta)
structure
2.4 Summary

# Chapter 3 Characteristics of Al<sub>2</sub>O<sub>3</sub> Gate Dielectrics Deposited

on TiN Metal37
3.1 Introduction
3.2 Experiment Details
3.3 Results and Discussions
3.3.1 Basic characteristic of the MIM with PDA Technology
3.3.2 Basic characteristic of the MIM with Plasma surface
Technology41
3.3.3 Analysis Voltage coefficient of capacitance (VCC) on the
MIM42
3.4 Summary
<b>Chapter 4 Conclusions and Suggestions For Future Work70</b>
4.1 Conclusions70
4.2 Recommendations for Future Works71

Reference	72
Vita	



## **Table Captions**

## Chapter 1

Table 1-1 Basic properties for many high-κ candidates [10].

## **Chapter 2**

Table 2-1 Materials properties of high-κ dielectrics, Al<sub>2</sub>O<sub>3</sub>, ZrO<sub>2</sub>, and HfO<sub>2</sub>.

Table 2-2 Summary of  $\alpha$  and  $\beta$  extracted from MIM structure (Ta/ HfO\_2/Ta)) with 5nm.

Table 2-3 Summary of Quadratic VCC,  $\alpha$ , and linear VCC,  $\beta$ , extracted from MIM structure (Ta/HfO<sub>2</sub>/Ta) at 100 KHz for 5nm  $\cdot$  6nm  $\cdot$  9nm MIM

capacitor.





Table 3-1 Summary of Quadratic VCC,  $\alpha$  and linear VCC,  $\beta$  extracted from MIM structure (Ta/HfO<sub>2</sub>/Ta) without and with 400°C  $\cdot$  500°C in N<sub>2</sub>,

400°C  $\backsim$  500°C in O<sub>2</sub> PDA.

Table 3-2 Summary of Quadratic VCC,  $\alpha$ , and linear VCC,  $\beta$ , extracted from MIM structure (Ta/HfO<sub>2</sub>/Ta) without plasma and with N<sub>2</sub>O, NH<sub>3</sub> plasma process for variant frequency

## **Figure Captions**

#### **Chapter 1**

- Figure 1-1 The expected equivalent oxide thickness (EOT) trends from the published 2003- ITRS roadmap.
- Figure 1-2 Power consumption and gate leakage current density comparing to the potential reduction in leakage current by an alternative dielectric exhibiting the same equivalent oxide thickness [10].
- Figure 1-3 DRAM cell structures for (a) planar type capacitor, (b) trench capacitor, and (c) stacked capacitor [11].

#### Chapter 2



- Figure 2-2 Flow chart for the fabrication of HfO<sub>2</sub> thin films.
- Figure 2-3 The C-V characteristics of the as-deposited HfO<sub>2</sub> gate dielectrics for 5nm, 6nm, and 9nm were deposited difference thickness.
- Figure 2-4 Capacitance density varied with 5nm, 6nm, and 9nm HfO<sub>2</sub> dielectric film thickness.
- Figure 2-5 (a) Capacitance-voltage (C-V) and (b) Capacitance-frequency characteristics of HfO<sub>2</sub> 5nm thin film on MIM capacitors at the frequencies from 1 kHz to 1 MHz.
- Figure 2-6 (a) Schematic representation of different mechanisms of polarization [22].
- Figure 2-6 (b) Frequency dependence of several contributions to the

polarizability [51].

- Figure 2-7 (a) Normalized C-V curves ( $\triangle$ C/C<sub>o</sub>) of MIM structure (Ta/ HfO<sub>2</sub>/Ta) with 5 nm thickness.
- Figure 2-7 (b) DC bias dependence of normalized capacitance ( $\triangle C/C_0$ ) at 100 KHz for 5nm  $\cdot$  6nm  $\cdot$  9nm MIM capacitor.
- Figure 2-8 (a) Capacitance density of the MIM capacitor with 5nm thickness at 100 kHz from 25°C to 125°C. (b) Capacitance density of the MIM capacitor with 5nm thickness as a function of frequency after thermal stress from 25°C to 125°C.
- Figure 2-9 Capacitance density of the MIM capacitor as a function of temperature at frequencies varied from 100Hz to 1MHz.
- Figure 2-10 The J-V curves of MIM capacitor with 5nm thickness under various temperatures, ranging from 25°C to 150°C.
- Figure 2-11 Poole-Frenkel plot showing the current density versus electric field characteristics at five measurement temperatures from 25°C to 125°C for Ta/HfO<sub>2</sub>/Ta.
- Figure 2-12 Compared to the (a) C-V and (b) J-V curves of MIM structure  $(TiN/Al_2O_3/TiN)$  at 8nm and  $(Ta/HfO_2/Ta)$  at 5nm.

#### Chapter 3

- Figure 3-1 Flow chart for the fabrication of HfO<sub>2</sub> thin films with PDA Technology.
- Figure 3-2 Flow chart for the fabrication of HfO<sub>2</sub> thin films with Plasma Technology.
- Figure 3-3 The comparison of (a) and (b) C-V characteristics of MIM structure  $(Ta/HfO_2/Ta)$  without PDA and with 400°C, 500°C ,

 $600^{\circ}$ C PDA in N<sub>2</sub>.

Figure 3-4 The J-V curves characteristics of MIM structure (Ta/HfO<sub>2</sub>/Ta) without PDA and with 400°C, 500°C, 600°C PDA in N<sub>2</sub>.

Figure 3-5 (a) and (b) AFM topography of HfO<sub>2</sub>/Ta structure without PDA.

- Figure 3-6 (a) and (b) AFM topography of HfO<sub>2</sub>/Ta structure with 400°C PDA in  $N_2$ .
- Figure 3-7 (a) and (b) AFM topography of HfO<sub>2</sub>/Ta structure with 500°C PDA in  $N_2$ .
- Figure 3-8 (a) and (b) AFM topography of HfO<sub>2</sub>/Ta structure with 600°C PDA in  $N_2$ .
- Figure 3-9 the relationship between surfaces roughness relate to difference PDA temperature of  $HfO_2/Ta$  structure.
- Figure 3-10 (a) and (b) C-V characteristics of MIM structure (Ta/HfO<sub>2</sub>/Ta) without PDA and with 400°C, 500°C, 600°C PDA in O<sub>2</sub>.
- Figure 3-11 the J-V curves characteristics of MIM structure (Ta/HfO<sub>2</sub>/Ta) without PDA and with 400°C, 500°C, 600°C PDA in O<sub>2</sub>.
- Figure 3-12 the relationship between capacitance densities relate to difference PDA temperature
- Figure 3-13 leakage current characteristics as a function of PDA temperatures with 400°C, 500°C and 600°C deposition in  $N_2$  and  $O_2$
- Figure 3-14 the comparison of (a) C-V and (b) J-V characteristics of MIM structure (Ta/HfO<sub>2</sub>/Ta) without PDA and with N<sub>2</sub>O, NH<sub>3</sub> plasma process on Ta electrode
- Figure 3-15 AFM topography of Ta bottom electrode without plasma process
- Figure 3-16 AFM topography of Ta bottom electrode with  $N_2O$  plasma process, 600s
- Figure 3-17 AFM topography of Ta bottom electrode with NH<sub>3</sub> plasma

process, 600s

- Figure 3-18 the relationship between surfaces roughness relate to without and with plasma process on Ta electrode
- Figure 3-19 Normalized C-V curves ( $\triangle C/C_o$ ) of MIM structure (Ta/HfO<sub>2</sub>/Ta) relate to without PDA and with 400°C  $\cdot$  500°C PDA in N<sub>2</sub> for 100 KHz
- Figure 3-20 Normalized C-V curves ( $\triangle C/C_o$ ) of MIM structure (Ta/HfO<sub>2</sub>/Ta) relate to without PDA and with 400°C  $\sim$  500°C PDA in N<sub>2</sub> for 10 KHz
- Figure 3-21 Normalized C-V curves ( $\triangle C/C_o$ ) of MIM structure (Ta/HfO<sub>2</sub>/Ta) relate to without PDA and with 400°C  $\cdot$  500°C PDA in N<sub>2</sub> for 1 KHz
- Figure 3-22 Normalized C-V curves ( $\triangle C/C_0$ ) of MIM structure (Ta/HfO<sub>2</sub>/Ta) relate to without PDA and with 400°C  $\cdot$  500°C PDA in O<sub>2</sub> for 100 KHz
- Figure 3-23 Normalized C-V curves ( $\triangle C/C_0$ ) of MIM structure (Ta/HfO<sub>2</sub>/Ta) relate to without PDA and with 400°C  $\sim$  500°C PDA in O<sub>2</sub> for 10 KHz
- Figure 3-24 Normalized C-V curves ( $\triangle$ C/C<sub>o</sub>) of MIM structure (Ta/HfO<sub>2</sub>/Ta) relate to without PDA and with 400°C  $\cdot$  500°C PDA in O<sub>2</sub> for 1 KHz
- Figure 3-25 Quadratic VCC,  $\alpha$ , versus difference frequency without PDA, with 400°C  $\cdot$  500°C PDA in N<sub>2</sub> and 400°C  $\cdot$  500°C PDA in O<sub>2</sub>
- Figure 3-26 Normalized C-V curves ( $\triangle$ C/C<sub>o</sub>) of MIM structure (Ta/HfO<sub>2</sub>/Ta) relate to without plasma and with N<sub>2</sub>O, NH<sub>3</sub> plasma process for 100 KHz

Figure 3-27 Normalized C-V curves ( $\triangle$ C/C<sub>o</sub>) of MIM structure (Ta/HfO<sub>2</sub>/Ta)

relate to without plasma and with  $\mathrm{N_2O},\,\mathrm{NH_3}$  plasma process for 10 KHz

- Figure 3-28 Normalized C-V curves ( $\triangle$ C/C<sub>o</sub>) of MIM structure (Ta/HfO<sub>2</sub>/Ta) relate to without plasma and with N<sub>2</sub>O, NH<sub>3</sub> plasma process for 1 KHz
- Figure 3-29 Quadratic VCC,  $\alpha$ , versus difference frequency without plasma and with N<sub>2</sub>O, NH<sub>3</sub> plasma process



#### **CHAPTER 1**

#### Introduction

#### 1.1 Background

The semiconductor device has a fairly long history, since that first IC (integrated circuit), circuit design has become more sophisticated, and the integrated circuit more complex. A single silicon chip may be on the order of 1 square centimeter and contain over a million transistors. Some ICs may have more than a hundred terminals, while an individual transistor has only three. Practical metal-oxide-semiconductor (MOS) transistors were then developed in the 1960s. The MOS technologies, especially complementary metal-oxide-semiconductor (CMOS), have become a major focus for IC design and development. Silicon is the main semiconductor material [1].

MOS transistors can be made quite small, occupying a small silicon area on IC chip, and their manufacturing process is relatively simple, compared with bipolar junction transistor (BJT) manufacturing process. Furthermore, digital logic and memory functions can be implemented with circuits that use metal-oxide-semiconductor field effect transistor (MOSFET) only (that is, no resistors or diodes are needed). This is the reason why most very-large-scale integrated (VLSI) circuits are made at the present time using complementary metal-oxide-semiconductor (CMOS) technology, including microprocessor and memory chips. CMOS technology has also been applied extensively in the design of analog integrated circuits and in

integrated circuits that combine both analog and digital circuits. Since the 1980s, devices have been scaled such that performance doubled as the cost was cut in half every 2-5 years. This is the famous "Moore's law".

The decrease of the dimensions of metal oxide semiconductor transistor has led to the need for alternative, high dielectric constant ( $\kappa$ ) oxides to replace silicon dioxide as their gate dielectric. Silicon dioxide layers thinner than 1.6 to 2 nm have a leakage current over 1 A/cm<sup>2</sup> due to direct tunneling through the oxide, which is too large for devices. As tunneling decreases exponentially with thickness, the tunneling current can be reduced by using thicker layers of high  $\kappa$  dielectrics, with the same equivalent capacitance or equivalent silicon dioxide thickness  $t_{eq}$ [2]. Figure 1-1 shows the expected equivalent oxide thickness (EOT) trends from the published 2003-ITRS roadmap (International Technology Roadmap for Semiconductor). It suggests that at the current rate of progress, we will need EOT of less than 2 nm by 2004, and oxy-nitrides can extend silicon dioxide (SiO<sub>2</sub>) limitation to 2006 without massive change in production technologies. After 2006, oxy-nitrides can not meet the limit on gate leakage current density.

The scaling of MOSFET devices beyond 30 nm gate lengths will require alternative gate dielectrics instead of conventional silicon dioxide or oxy-nitrides. The problem of high gate leakage current and high power consumption become more severe as gate-oxide thickness are aggressively reduced. High- $\kappa$  gate materials can maintain the same EOT with thicker physical thickness, and is therefore expected drastically reduced direct-tunneling current. From Figure 1-2, the increased physical thickness significantly reduces the probability of tunneling across the insulator, and hence, reduces the amount of off-state leakage current density [3].

The relationship between dielectrics constant and thickness is followed:

$$EOT = \frac{3.9 \times \varepsilon_0 \times A}{C_m}$$
 [eq-1]

$$k_{high-k} = \frac{k_{ox} \times t_{high-k}}{EOT}$$
[eq-2]

The continuing miniaturization of complementary metal-oxide-semiconductor (CMOS) devices requires gate insulators, the dielectric constants ( $\kappa$ ) of which are larger than the vale of the conventionally used silicon dioxide. Example of such high- $\kappa$  materials are aluminum oxide (Al<sub>2</sub>O<sub>3</sub>) [4], zirconium oxide (ZrO<sub>2</sub>) [5] [6], hafnium oxide (HfO<sub>2</sub>) [7] [8], tantalum oxide (Ta<sub>2</sub>O<sub>5</sub>) [9], Table 1-1 summarizes the properties of potential high- $\kappa$  candidates.

Among high- $\kappa$  materials, HfO<sub>2</sub> is one of the most promising candidates due to high  $\kappa$  (~25) and lager band gap (5.7 eV), HfO<sub>2</sub> is suitable to be integrated into DRAM process. HfO<sub>2</sub> is therefore chosen in this thesis. However, the crystallization temperature of HfO<sub>2</sub> is quite low, which restricts the thermal budget after the deposition and brings about the high leakage current and non-uniformity associated with grain boundaries.

#### **1.2 Motivation**

In the early age of DRAM development, two-dimensional cell structure was widely applied on the standard DRAM cell, known as the "planar type" DRAM, as shown in Figure 1-3(a). Memory cell capacitance plays a key role, which can determine the sensing signal margin, speed, data retention time and endurance against

the soft error. In the multimega bit generation, the minimum cell capacitance should be 25fF/cell. Capacitance can be described as the following equation.

$$C = \varepsilon_0 \varepsilon_r A/d$$
 [eq-3]

where *C*: the dielectric capacitance

- $\boldsymbol{\varepsilon}_0$ : the vacuum permittivity
- $\boldsymbol{\varepsilon}_{r}$ : the relative dielectric constant of dielectric material
- A: the surface area of capacitor
- *d*: the dielectric thickness.

In order to get high memory density and high capacitance in the DRAM chip, increasing the surface area of capacitor and the relative dielectric constant of dielectric material can be used to increase capacitance. Three-dimensional cell structure was introduced to 4Mb-above generation, trench capacitor cell and stacked capacitor cell (STC). Both of the trench and the stacked cell techniques are still used in commercial DRAM products now, but they have been greatly improved in the past several generations, as shown in Figure 1-3 (b) and (c) [11], [12]. Three-dimensional cell structure of DRAM increases the surface area of capacitor to get high capacitance, nevertheless, it is not enough if the device dimension keep shrinking. Improve the relative dielectric constant of dielectric material is another way to get high capacitance without the limitation of device dimension.

The dramatic increase in wired and wireless communications has triggered the demand on metal-insulator-metal (MIM) capacitors with low parasitic, high quality factor, and low voltage coefficients for radio frequency and analog/mixed-signal integration circuit applications [13]. Moving forward to address the objective of minimizing the capacitor area to increase the circuit density, it can be achieved by

employing either thinner dielectric or high-dielectric-constant (high  $\kappa$ ) dielectric materials. However, leakage current and reliability issues limit the aggressive dielectric thickness scaling down in the case of conventional SiO<sub>2</sub> ( $\kappa$ ~4) and Si<sub>3</sub>N<sub>4</sub> ( $\kappa$ ~7), and therefore high- $\kappa$  materials are much preferred as a possible solution.

There are a wide variety of films with higher  $\kappa$  values than SiO<sub>2</sub>, ranging from Si<sub>3</sub>N<sub>4</sub> with a  $\kappa$  value of 7, up to Pb-La-Ti (PLT) with a  $\kappa$  value of 1,400. Unfortunately, many of these films are not thermodynamically stable on silicon, or are lacking in other properties such as a high breakdown voltage, low defect density, good adhesion, thermal stability, low deposition temperature, ability to be patterned easily and low charge states on silicon. Currently interest seems to be centered on films such as HfO<sub>2</sub> with  $\kappa$  values of 25~30, enabling a 6.4x to 10.3x increase in film thickness for equivalent performance. Transistors based on these films showed excellent overall performance presenting possible solutions to the need for thinner EOT with low leakage. Therefore, HfO<sub>2</sub> performs promising competitiveness due to its relatively high free energy of reaction with Si (47.6 kcal/mole at 727°C) [14], and relatively high band gap (~5.8eV) among the high-k contenders [15]. However, the crystallization temperature of HfO<sub>2</sub> is quite low, which restricts the thermal budget after the deposition and brings about the high leakage current and non-uniformity associated with grain boundaries.

MIM capacitors with HfO<sub>2</sub> dielectric have been investigated using different deposition techniques such as reactive sputtering, atomic layer deposition (ALD), and pulsed laser deposition. The dielectric Films produced by chemical vapor deposition and metal organic solution deposition must be produced at high temperatures and often contain carbon contamination from the metal organic precursor. CVD films

have better step coverage than sputtered films, but produce films that have less desirable mechanical and electrical properties such as high leakage current. Reactive sputtering has many advantages. For example, it is compatible with the other steps of microelectronic processing. Most importantly, DC sputtering is performed at relatively low temperatures. This allows for the deposition of amorphous films. The major drawback in sputtering, however, is the determination of process conditions to obtain stoichiometric films [16].

Reactive sputtering is a very important process in thin-film deposition particularly for manufacturing complex compound films such as oxides, nitrides or carbides. Due to their immense applications, the process is extensively used by the semiconductor and display industries. The introduction of a reactive gas creates a transition from metals to compounds (oxides, nitrides and carbides, etc.) in both the target and substrate.

In the conventional MIS structure, metal/ insulator/ Si-substrate has been used for a long period. There are many studies about high- $\kappa$  on Si-substrate. Comparing with SiO<sub>2</sub>, the most benefit for high- $\kappa$  gate dielectrics is leakage current density reduction by several orders of magnitude at the same EOT. However, in device performance point of view, a suitable gate dielectric candidate should also meet the other requirements, such as high thermal stability, high carrier mobility, small oxide charges, and good stress immunity and CMOS compatible. Different from semiconductor (Si-substrate), metal has more carriers and is more conductive. Therefore, MIM structure (metal /insulator /metal) can reduce contact resistance and raise storage charge comparing to MIS structure. On the other hand, in the trench DRAM process, trench capacitor is made by MIS structure (Polysilicon/ high- $\kappa$ / n-type dopant Si). As DRAM density increasing, device shrinkage and higher charge storage is inevitable. It is hard for conventional MIS structure to meet the requirements, MIM structure is expected to apply in trench DRAM process.

We are interested in this topic, and trying to apply MIM structure in trench DRAM process. Besides, we are wondering if high- $\kappa$  material interacts with metal electrode. If high- $\kappa$  material interacts with metal electrode, there will be an interfacial layer between high- $\kappa$  material and metal electrode. That will change whole film property, such as interface roughness, interface stress, electron barrier height, and thermal stability, etc. These issues will be discussed as well.

#### **1.3 Organization of the Thesis**

This thesis is comprised of four chapters. Chapter 1 describes the background and motivation for the high- $\kappa$  dielectrics and application of the MIM structure.

ALL DE LE DE

In Chapter 2, we first describe the experimental procedure and then, show the basic characteristics of HfO<sub>2</sub> gate stacks on the metal of Tantalum (Ta), including basic analysis of the C-V, I-V and AFM characteristics. The HfO<sub>2</sub> thin film in this thesis is deposited by Reactive sputtering (RS), and let us compare these results with the thin film of Al<sub>2</sub>O<sub>3</sub> on TiN metal is deposited by metal-organic chemical vapor deposition (MOCVD).

In Chapter 3, we analyze the PDA effect of different temperatures with  $HfO_2$  on Ta metal in oxygen (O<sub>2</sub>), nitrogen (N<sub>2</sub>). However, MIM structure performance is not as good as we expected. High leakage current density is fatalness of MIM structure after PDA over 500°C in nitrogen (N<sub>2</sub>). In addition leakage current density reduced after PDA in oxygen (O<sub>2</sub>). We found out plasma N<sub>2</sub>O or NH<sub>3</sub> surface treatment for bottom electrode can improve value of Voltage coefficient of capacitance (VCC).

Finally, in Chapter 4, the conclusions are made and the recommendation describes the topics which can be further researched.





Figure 1-1 The expected equivalent oxide thickness (EOT) trends from the published 2003- ITRS roadmap.



Figure 1-2 Power consumption and gate leakage current density comparing to the potential reduction in leakage current by an alternative dielectric exhibiting the same equivalent oxide thickness [10].

	Dielectric	Band gap	△Ec(eV)	Crystal
Material	Constsnt(k)	Eg(eV)	to Si	Structure(s)
SiO <sub>2</sub>	3.9	8.9	3.2	Amorphous
Si <sub>3</sub> N <sub>4</sub>	7	5.1	2	Amorphous
Al <sub>2</sub> O <sub>3</sub>	9	8.7	2.8	Amorphous
Ta <sub>2</sub> O <sub>5</sub>	26	4.5	1-1.5	Orthorhombic
TiO <sub>2</sub>	80	3.5	1.2	Tetrag.
HfO <sub>2</sub>	25	5.7	1.5	Mono.,Tetrag.,Cubic
ZrO <sub>2</sub>	25	7.8	1.4	Mono.,Tetrag.,Cubic





(c)

Figure 1-3 DRAM cell structures for (a) planar type capacitor, (b) trench capacitor, and (c) stacked capacitor [11].

#### **CHAPTER 2**

## Characteristics of HfO<sub>2</sub>Gate

## **Dielectrics Deposited on Tantalum Metal**

#### **2.1 Introduction**

A high capacitance density is important for a MIM capacitor to increase the circuit density and reduce the cell area and cost. Therefore, adoption of high-k material like Al<sub>2</sub>O<sub>3</sub> or HfO<sub>2</sub> is a very efficient way to increase the capacitance density. Silicon oxide and silicon nitride are dielectrics that are commonly used in conventional capacitors, but their capacitance densities are limited due to low dielectric constants. It is expected to be one solution to enhance the capacitance density by using higher dielectric constant materials. Among various high-k dielectric candidates, HfO2 has been investigated as a promising material in gate dielectric of MOSFETs due to its high dielectric constant, excellent thermal stability, and high band gap. In addition, excellent MOS capacitors with HfO2 have also been demonstrated. Therefore, it seems that HfO2 is a promising candidate for the above applications.

The most commonly reported high-k materials are  $ZrO_2$ ,  $HfO_2$ ,  $La_2O_3$ , and  $Al_2O_3$  and so on. The dielectric constants of reported high-k materials are listed in

Table 2-1[17]. Among these candidates,  $HfO_2$  attracts much more attention from recent researches. The reasons are briefly listed as follows.

(1) Suitable high dielectric constant :

The reported dielectric constant  $\kappa$  of HfO<sub>2</sub> is about 25 ~30. This magnitude of  $\kappa$ -value is higher than that of Si<sub>3</sub>N<sub>4</sub> ( $\kappa$ ~7) and Al<sub>2</sub>O<sub>3</sub> ( $\kappa$ = 8~11.5). It is not high enough to induce severe FIBL effect.

(2) Wide bandgap :

In general, as the dielectric constant increases, the bandgap decreases. The narrower bandgap would increase leakage current. The energy band offset of  $HfO_2$  is about 5.68eV, which is higher than the other high- $\kappa$  materials such as  $ZrO_2$ ,  $Si_3N_4$ , and  $Ta_2O_5$ .

(3) Acceptable band alignment :

Band alignment determines the barrier height for electron and hole tunneling from gate or Si substrate. For SiO<sub>2</sub>, the band offset of conduction band and valence band is ~9eV, and the barrier height for electrons is 3.5eV and the barrier height for holes is 4.4eV. The high band offset for both electron and hole has the benefit of low leakage current. Figure 1-1 shows the calculated band offsets for most high-k dielectrics. For HfO<sub>2</sub>, barrier height for electron and hole is 1.6ev and 3.4eV, respectively. This band alignment is acceptable and better than other high-k materials such as Ta<sub>2</sub>O<sub>5</sub>. (4) High free energy of reaction with Si :

For HfO<sub>2</sub>, the free energy of reaction with Si is about 47.6 Kal/mole at 727  $^{\circ}$ C,(see Table 2-1) [17] which is higher than that of TiO<sub>2</sub> and Ta<sub>2</sub>O<sub>5</sub>. Therefore, HfO<sub>2</sub> is a more stable material on Si substrate as compared to TiO<sub>2</sub> and Ta<sub>2</sub>O<sub>5</sub>. [18]-[20]

(5) High heat of formation:

Among the elements in IVA group of the periodic table (Ti, Zr, Hf), Hf has the highest heat of formation (271 kcal/mole). Unlike other silicides, the silicide of Hf can be easily oxidized. That means that Hf is easy to be oxidized to form HfO<sub>2</sub> [18]-[20]

According to these profits above discussions, we choose  $HfO_2$  as the major high-k material and in our investigation. The measurement is performed by MIM

2.2 Experimental details

capacitor structures.

Four inches diameter (150-mm) p-type (100) Si wafers with nominal resistivity of 15 to 25  $\Omega$ -cm were used as substrate. Prior to the growth of Ta metal, the native oxide was cleaned by the conventional RCA cleaning and diluted HF etching in sequence for the removal of particles and native oxides. The capacitor area in this measurement about is  $5.3 \times 10^{-4}$  cm<sup>2</sup>. After standard RCA cleaning, a 550 nm SiO<sub>2</sub> film was grown on Si substrate by wet oxidation, the 100 nm Ta layers were deposited sequentially by dc sputtering to obtain a Ta/SiO<sub>2</sub>/Si structure for the deposition of  $HfO_2$  thin-film capacitors. After that, the  $HfO_2$  thin film of approximately different thickness for 5 nm, 6 nm, and 9 nm was deposited on Ta electrode. In addition, Bottom electrode is defined by mask. After  $HfO_2$  deposition, Ta gate was defined directly by metal mask. All these processes are performed at room temperature. Figure 2-2 shows the flow chart of  $HfO_2$  thin film fabrication.

The physical gate oxide thickness was determined by n&k analyzer 1280. The equivalent oxide thickness (EOT) was extracted by fitting the measured high-frequency capacitance-voltage (C-V) data from Hewlett-Packard (HP) 4284LCR meter under zero-biased. Moreover the capacitance was measure using 4284LCR meter at frequencies varied from 1 kHz to 1 MHz. In order investigate the thermal stability of high-*k* dielectric film. Thermal stress was performed with measurement temperature varied from 25°C to 125°C. The tunneling leakage current density-voltage (J-V) was measured by semiconductor parameter analyzer HP4145A.

1896

#### 2.3 Results and Discussions

#### 2.3.1 Basic Characteristics of HfO<sub>2</sub> Dielectrics Deposited on Ta Metal

Figure 2-3 reveals The C-V characteristics of the as-deposited  $HfO_2$  gate dielectrics for 5nm, 6nm, and 9nm were deposited difference thickness. The capacitance density deposited at 9nm of film thickness was lower than 5nm deposited sample with similarly condition. When gate oxide film reduces, the capacitor density significantly shows high desired results. The Figure 2-4 clearly display the capacitance density at 5nm film thickness has 25.67fF/cm<sup>2</sup>. The capacitor dielectrics

with higher dielectric constant  $\kappa$  offer an attractive path to achieving enhanced capacitance per area. It should be pointed out here that high- $\kappa$  use as a gate oxide is distinct from high- $\kappa$  use in DRAM capacitors. As mentioned previously, HfO<sub>2</sub> gate dielectrics exhibit high capacitance density and replace conventional SiO<sub>2</sub>.

Since thinner HfO<sub>2</sub> dielectric films would expect to have higher capacitance density than thick dielectric films. The corresponding capacitance-voltage (C-V) characteristics at the frequencies from 1 kHz to 1 MHz curves were presented in Figure 2-5 (a) (b). Figure 2-5 (a) (b) shows the frequency-dependence of the voltages of HfO<sub>2</sub> dielectric films at 5nm samples. The capacitance densities reduced from 40.65fF/cm<sup>2</sup> at 1 kHz to 25.67fF/cm<sup>2</sup> at 100 kHz. However, the capacitance densities are very low at 1 MHz. The capacitance density decreases to about 0.47 fF/ $\mu$ m<sup>2</sup> at 1 MHz compared to 40.7 fF/ $\mu$ m<sup>2</sup> at 100 kHz. However, more serious frequency dispersion effect is shown in MIM. The capacitance densities decrease with increasing frequency in the range from 100 Hz to 1 MHz. It can be explained that at lower frequencies, we have different types of polarizations such as electronic polarization, orientation polarization, space charge polarization, and atomic polarization. Figure 2-2 shows the four types of polarizations.

These four compositions are illustrated as following.

(1) Electronic polarizability,  $\alpha_{e}$ .

Electronic polarization occurs in all dielectric materials. The electrons surrounding each nucleus are shifted very slightly in the direction of the positive electrode and the nucleus is very slightly shifted in the direction of the negative electrode. As soon as the electric field is removed, the electrons and nuclei return to their original distributions and the polarization disappears. The effect is analogous to elastic stress and strain. The displacement of charge is very small for electronic polarization, so the total amount of polarization is small compared to the other mechanisms of polarization.

(2) Orientation polarizability,  $\alpha_o$ .

Orientation polarization involves nonsymmetrical molecules that contain permanent electric dipoles. An example is  $H_2O$ . The covalent bonds between the hydrogen and oxygen atoms are directional such that the two hydrogens are on one side of the oxygen. The hydrogen side of the molecule has a net positive charge and the oxygen side has a net negative charge. Under an electric field, the molecules will align with the positive side facing the negative electrode and the negative side facing the positive electrode. Orientation polarization results in a much higher degree of polarization than electronic polarization. This is because large charge displacement is possible in the relatively large molecules compared to the spacing between the electrons and nucleus in individual atoms.

(3) Space charge polarizability,  $\alpha_s$ .

Space charges are random charges caused by cosmic radiation, thermal deterioration, or are trapped in the material during the fabrication process.

(4) Atomic or ionic polarizability,  $\alpha_{i}$ .

It involves displacement of atoms or ions within a crystal structure when an electric field is applied. A wide range of polarization effects is possible through this mechanism, depending on the crystal structure, the presence of solid solution, and other factors. Examples include pyroelectricity, piezoelectricity, and ferroelectricity, Figure 2-6 (a) shows the four types of polarizations. At higher frequencies, the capacitance densities have main contribution from the electronic polarization [21]. Just as we have a relaxed and an unrelaxed elastic modulus, we have a dependence of the capacitance densities on frequency which shown in Figure 2-6 (b). The electronic

polarization is the only process sufficiently rapid to follow alternative fields in the visible part of the spectrum. Ionic polarization processes are able to follow an applied high-frequency field and contribute to the capacitance densities at frequencies up to the infrared region of the spectrum. Orientation and space charge polarization have relaxation times corresponding to the particular system and process but, in general, participate only at lower frequencies. At Figure 2-5 (a) (b), the capacitance densities decrease with increasing frequency in the range from 100 Hz to 1 MHz. It can be explained that at lower frequencies, we have different types of polarizations such as electronic polarization, orientation polarization, space charge polarization, and atomic polarization. At higher frequencies, the dielectric constant has main contribution from the electronic polarization. Refer to Figure 2-6 (b), the capacitance densities decreases in the frequency ranging from 100 Hz to 1 MHz may be attributed to the decrease of space charge polarization.

Figure 2-7 (a) shows the normalized C-V curves ( $\triangle C/C_o$ ) of MIM structure (Ta/HfO<sub>2</sub>/Ta). Voltage coefficient of capacitance (VCC) is one of the important parameters of MIM structure. It has been demonstrated that pure SiO<sub>2</sub> MIM structures show negative parabolic curves in C-V relationship, but high- $\kappa$  MIM structures exhibit strong positive parabolic curves in C-V relationship [40]. The mechanism of nonlinearity of C-V curves is unclear. It is supposed to relate with E-field polarization, carrier injections [23], high- $\kappa$  thickness [24  $\cdot$  25], frequency [26] and leakage current [27]. Theoretically, VCC decreases with measured frequency increases [24]. It is believed that the carrier mobility becomes smaller with increasing frequency, which leads to a higher relaxation time and a smaller capacitance (VCC) values of  $\alpha$  and

 $\beta$  are listed in Table 2.2. The requirement of the quadratic coefficient of capacitance  $\alpha$  is smaller than 100 ppm/V<sup>2</sup>, and the requirement of the linear coefficient of capacitance  $\beta$  is below 1000 ppm/V according to the ITRS roadmap [28].

$$\frac{dC}{C_o} = \frac{C(V) - C_o}{C_o} = \alpha V^2 + \beta V + 1$$

Normalized capacitances ( $\triangle C/C_o$ ) as a function of voltage with different thickness are shown Figure 2-7 (b) and Table 2.3. The decreasing of  $\alpha$  with thickness is slower. This thickness effect is due to E-field reduction with increased thickness [47]. Thickness effect of the VCC is a negative impact for thinner film dielectric.

#### 2.3.2 Thermal Stress on the MIM Capacitors

Figure 2-8 (a) depicts Capacitance density of the MIM capacitor with 5nm thickness at 100 kHz from 25°C to 125°C. Figure 2-8 (b) depicts Capacitance density of the MIM capacitor with 5nm thickness as a function of frequency after thermal stress from 25°C to 125°C. After thermal stress, the capacitance density decreases with temperatures at 100 kHz. The major reason is considered to be the interface defect density increasing during the thermal stress process. Moreover, the capacitance density decreases with frequency at all thermal stress. Especially, the capacitance density at 1 MHz is very lower than other frequency. As mentioned previously, the poorer frequency dispersion for MIM is probably decreased with space charge polarization. Figure 2-9 clearly confirms the results of Figure 2-8 (a) and (b).

#### 2.3.3 J-V Curves Measurement under Various Temperatures

Figure 2-10 shows J-V characteristics of MIM capacitor measured at various temperatures from 25°C to 125°C. The dependence of leakage current density and measured temperature is observed, i.e. leakage current density increases with measurement temperature increased. Conduction mechanism is found by fitting equation described as follows. Many conduction mechanisms are fitted, including Fowler-Nordheim Tunneling [29  $\cdot$  30], Frenkel-Poole Emission [29  $\cdot$  30], Trap Assisted Tunneling [31  $\cdot$  32], and Schottky Emission [29].

In the Fowler-Nordheim Tunneling model, leakage current occurs in the high field region. High electric field across on high- $\kappa$  thin film inclines band diagram and electron can tunnel more easily. The equation of leakage current density is [33]:

$$J = E^2 \exp\left[\frac{-4\sqrt{2m^*}(q\phi_B)^{3/2}}{3q\hbar E}\right] \sim V^2 \exp\left(-\frac{b}{V}\right)$$

The Fowler-Nordheim Tunneling plots were made for  $J_g$  (not shown in the thesis). In the Fowler-Nordheim Tunneling plots,  $J_g$  does not show a linearity relationship. The conduction mechanism is therefore not the Fowler-Nordheim Tunneling.

In the Schottky Emission model, the Schottky emission is generated by the thermionic effect and is caused by the electron transport across the potential energy barrier at a metal-insulator interface. The equation of leakage current density is [33]:

$$J = A^* T^2 \exp\left[\frac{-q\left(\phi_B - \sqrt{qE/4\pi\varepsilon_I}\right)}{kT}\right] \sim T^2 \exp\left(\frac{+a\sqrt{V}}{T} - \frac{q\phi_B}{kT}\right)$$

The Schottky Emission plots were made for  $J_g$  (not shown in the thesis).  $J_g$  does not show a straight line in the Schottky Emission plots, therefore the conduction mechanism is probability not the Schottky Emission.

In the Trap Assisted Tunneling model, it is assumed that electrons first tunnel through the  $SiO_x$  interfacial layer (direct-tunneling). Then, electrons tunnel through traps located below the conduction band of the high- $\kappa$  thin film and leak to substrate finally [31]. The equation of leakage current density is [32]:

$$J = \frac{\alpha}{E_{ox}} \exp\left[\frac{-\beta}{E_{ox}}\right]$$

The Trap Assisted Tunneling model plots were made for  $J_g$  (not shown in the thesis).  $J_g$  is not a straight line in the Trap Assisted Tunneling model plots, therefore the conduction mechanism is probability not the Trap Assisted Tunneling model.

Summer.

In the Frenkel-Poole Emission model, a lot of traps exist in high-κ thin film and electrons which get enough thermal energy can leap and stay in these traps temporarily and leak to substrate in the end. The equation of leakage current density is [33]:

$$J = E \exp\left[\frac{-q\left(\phi_B - \sqrt{qE/\pi\varepsilon_I}\right)}{kT}\right] \sim V \exp\left(\frac{+2a\sqrt{V}}{T} - \frac{q\phi_B}{kT}\right)$$

The Frenkel-Poole Emission model plots were made for Jg in Figure 2-11. Jg shows a clear linearity in the Frenkel-Poole Emission model plots, therefore the conduction mechanism is probability the Frenkel-Poole Emission model.
From the conduction mechanism fitting, we speculate that the conduction mechanism of MIM structure is Frenkel-Poole Emission.

#### 2.3.4 Compared to MIM (TiN/Al<sub>2</sub>O<sub>3</sub>/TiN) and MIM (Ta/HfO<sub>2</sub>/Ta) structure

Figure 2-12 (a) C-V curves depicts significantly the capacitance densities at TiN/Al<sub>2</sub>O<sub>3</sub>/TiN structure is lower than Ta/HfO<sub>2</sub>/Ta structure. Because the dielectric constants with HfO<sub>2</sub> are higher than Al<sub>2</sub>O<sub>3</sub>, Ta/HfO<sub>2</sub>/Ta structure can increase the circuit density and reduce the cell area and cost. In addition, Figure 2-12 (b) shows Ta/HfO<sub>2</sub>/Ta structure performances better than TiN/Al<sub>2</sub>O<sub>3</sub>/TiN structure in leakage currents. In TiN/Al<sub>2</sub>O<sub>3</sub>/TiN structure, we found out that TiN might react with Al<sub>2</sub>O<sub>3</sub> with high thermal budget resulting in inter-diffusion of Ti and Al. Lots of metal ion Ti in the Al<sub>2</sub>O<sub>3</sub> thin film and incomplete structure of Al<sub>2</sub>O<sub>3</sub> might be the reason of high leakage current density. Moreover, another reason is considered to be chlorine out-diffusion. In order to improve high leakage current density, we make attempt to different methods. e.g., we inserted AlN between Al<sub>2</sub>O<sub>3</sub>/TiN and deposited electrode thickness thinner. But these methods decrease defects insignificantly. Now we used another high-k material HfO2 and metal Ta instead of Al2O3 and TiN. CVD films have better step coverage than sputtered films, but produce films that have less desirable mechanical and electrical properties such as high leakage current. For some material we believe reactive sputtering is better than MOCVD, because reactive sputter product contamination less.

### 2.4 Summary

In this chapter, MIM capacitors have been successfully fabricated with HfO2 as the dielectric layer. We also discussed Characteristics of HfO<sub>2</sub> Gate Dielectrics Deposited on Tantalum Metal. We found out the poorer frequency dispersion for MIM (Ta/HfO<sub>2</sub>/Ta) structure. Besides, the capacitance density under high frequency is very low, especially at 1 MHz. the voltage coefficients of capacitance (VCC) values of  $\alpha$ and  $\beta$  are higher than 100 ppm/V<sup>2</sup> 1000 ppm/V according to the ITRS roadmap. Furthermore, conduction mechanism of Ta/HfO<sub>2</sub>/Ta structure has been studied. The conduction mechanism of Ta/HfO<sub>2</sub>/Ta structure is Frenkel-Poole Emission.

The measurement results show high capacitance density compared to  $TiN/Al_2O_3/TiN$  structure. The Ta/HfO<sub>2</sub>/Ta capacitor exhibits the highest capacitance density value of 25.67fF/µm<sup>2</sup>. The leakage currents of Ta/HfO<sub>2</sub>/Ta capacitors are very small compared to TiN/Al<sub>2</sub>O<sub>3</sub>/TiN structure. These show that the HfO2 dielectric is very suitable for MIM applications. Thus indicates that it is very suitable for HfO2 dielectric to use in silicon IC applications.

	High-к Dielectrics		
	HfO <sub>2</sub>	ZrO <sub>2</sub>	Al <sub>2</sub> O <sub>3</sub>
Bandgap (eV)	6.02	5.82	8.3
Barrier Height to Si (eV)	1.6	1.5	2.9
Dielectric Constant	~30	~25	9
Heat of Formation (Kcal/mol)	271	261.9	399
$\Delta G \text{ for Reduction}$ $(MO_x + Si \rightarrow M + SiO_x)$	47.6	42.3	64.4
Thermal expansion coefficient (10 <sup>-6</sup> K <sup>-1</sup> )	5.3	7.01	6.7
Lattice Constant (Å) (5.43 Å for Si)	5.11	5.1	4.7 - 5.2
Oxide Diffusivity @ 950°C (cm <sup>2</sup> /sec)		1x10 <sup>-12</sup>	5x10 <sup>-25</sup>

Table 2-1 Materials properties of high- $\kappa$  dielectrics, Al\_2O\_3, ZrO\_2, and HfO\_2



Figure 2-1 Band alignment of topical high-κ dielectrics.

1. Silicon substrate, RCA clean and HF dip to remove native oxide.



2.  $SiO_2$  550 nm film deposited at furnace Wet Oxidation.



3. Bottom electrode Tantalum 100 nm deposited by Reactive Sputter (RS)



5. Finally, Top Electrode deposited 100 nm are used to metal mask



High k Bottom Electrode SiO<sub>2</sub> Substrate

Figure 2-2 Flow chart for the fabrication of HfO<sub>2</sub> thin films.



Figure 2-3 The C-V characteristics of the as-deposited HfO<sub>2</sub> gate dielectrics for 5nm, 6nm, and 9nm were deposited difference thickness



Figure 2-4 Capacitance density varied with 5nm, 6nm, and 9nm  $HfO_2$  dielectric film thickness



Figure 2-5 (a) Capacitance-voltage (C-V) and (b) Capacitance-frequency characteristics of  $HfO_2$  5nm thin film on MIM capacitors at the frequencies from 1 kHz to 1 MHz.



Atomic or ionic polarization







Figure 2-7 (a) Normalized C-V curves ( $\triangle$ C/C<sub>o</sub>) of MIM structure (Ta/ HfO<sub>2</sub>/Ta) with 5 nm thickness



Figure 2-7 (b) DC bias dependence of normalized capacitance ( $\triangle C/C_o$ ) at 100 KHz for 5nm  $\cdot$  6nm  $\cdot$  9nm MIM capacitor

High-k material	Frequency	$\alpha (\text{ppm/V}^2)$	β (ppm/V)
HfO <sub>2</sub> (5nm)	1K	14215	17200
	10K	8277	10536
	100K	5139	7025

Table 2-2 Summary of  $\alpha$  and  $\beta$  extracted from MIM structure (Ta/ HfO\_2/Ta)) with 5nm



Thickness	Frequency (Hz)	1896 α (ppm/V <sup>2</sup> )	β (ppm/V)
5nm		5139	7025
6nm	100K	4329	6649
9nm		447	1483

Table 2-3 Summary of Quadratic VCC,  $\alpha$ , and linear VCC,  $\beta$ , extracted from MIM structure (Ta/HfO<sub>2</sub>/Ta) at 100 KHz for 5nm  $\cdot$  6nm  $\cdot$  9nm MIM capacitor



Figure 2-8 (a) Capacitance density of the MIM capacitor with 5nm thickness at 100 kHz from 25°C to 125°C. (b) Capacitance density of the MIM capacitor with 5nm thickness as a function of frequency after thermal stress from 25°C to 125°C.



Figure 2-9 Capacitance density of the MIM capacitor as a function of temperature at frequencies varied from 100Hz to 1MHz.



Figure 2-10 The J-V curves of MIM capacitor with 5nm thickness under various temperatures, ranging from 25°C to 150°C.



Figure 2-11 Poole-Frenkel plot showing the current density versus electric field characteristics at five measurement temperatures from 25°C to 125°C for Ta/HfO<sub>2</sub>/Ta



Figure 2-12 Compared to the (a) C-V and (b) J-V curves of MIM structure  $(TiN/Al_2O_3/TiN)$  at 8nm and  $(Ta/HfO_2/Ta)$  at 5nm

# **CHAPTER 3**

## **Effects of PDA Temperature and Basic**

# **Characteristics of Plasma Surface Technology for MIM**

#### **3.1 Introduction**

Recently, MOSFETs with high-k gate dielectrics such as Al<sub>2</sub>O<sub>3</sub>, ZrO<sub>2</sub>, and HfO<sub>2</sub>have been studied intensively. However, investigation of these materials shows that oxygen or doping penetration through dielectrics is a significant problem due to the low crystallization temperature [34]. In addition, in crystallized gate dielectric films, grain boundaries may act as high oxygen or doping diffusivity paths, causing device failure with high leakage. For this reason, the high-k materials are expected to have higher crystalline temperature. Consideration of high capacitance density, the MIM capacitors (metal/insulator/metal) have been widely used in radio frequency (RF) circuit for a long time [35-37]. Comparing to conventional MIS structure, there is more carriers in metal electrode than in silicon substrate and can raise charge storage. Theoretically, we can raise charge storage in the DRAM technology applying the MIM structure.

In previous chapter, we study the basic characteristics of the MIM structures. In this chapter, the effect of post-position annealing (PDA) temperature on the electrical properties and reliability characteristics of Ta/HfO<sub>2</sub>/Ta capacitor are studied. It is

found that the leakage current increase over PDA temperature at 500°C and the capacitance densities increase with PDA temperature. Moreover, basic characteristics of Ta/HfO<sub>2</sub>/Ta capacitor with plasma surface treatment are studied. The plasma surface technology is produced by PECVD. Plasma surface technology improved the voltage coefficients of capacitance (VCC) values of  $\alpha$  and  $\beta$ .

#### **3.2 Experiment Details**

Four inches diameter (150-mm) p-type (100) Si wafers with nominal resistivity of 15 to 25  $\Omega$ -cm were used as substrate. Prior to the growth of Ta metal, the native oxide was cleaned by the conventional RCA cleaning and diluted HF etching in sequence for the removal of particles and native oxides. The capacitor area in this measurement about is  $5.3 \times 10^{-4}$  cm<sup>2</sup>. After standard RCA cleaning, a 550 nm SiO<sub>2</sub> film was grown on Si substrate by wet oxidation, the 100 nm Ta layers were deposited sequentially by dc sputtering to obtain a Ta/SiO<sub>2</sub>/Si structure for the deposition of HfO<sub>2</sub> thin-film capacitors. After that, the HfO<sub>2</sub> thin film of approximately for 5 nm thickness was deposited on Ta electrode. In addition, Bottom electrode is defined by mask. After HfO2 deposition, Annealing of HfO2 thin film was carried out by rapid thermal annealing at three different temperatures (400°C, 500°C, 600°C) in a N<sub>2</sub> or O<sub>2</sub> ambient for 60 sec. Top metal Ta was defined directly by metal mask. Figure 3-1 shows the flow chart of HfO<sub>2</sub> thin film fabrication with PDA technology. Before HfO<sub>2</sub> deposition, N<sub>2</sub>O or NH<sub>3</sub> plasma by PECVD was carried out on bottom metal at 400°C, 600s. The plasma power is 20W. After that, the HfO<sub>2</sub> thin film of approximately for 5 nm thickness was deposited on Ta electrode. Ta gate was defined directly by metal mask. All these processes are performed at room temperature. Figure 3-2 shows the flow chart of  $HfO_2$  thin film fabrication with plasma process.

The physical gate oxide thickness was determined by n&k analyzer 1280. The equivalent oxide thickness (EOT) was extracted by fitting the measured high-frequency capacitance-voltage (C-V) data from Hewlett-Packard (HP) 4284LCR meter under zero-biased. Moreover the capacitance was measure using 4284LCR meter at frequencies 100 KHz. In order investigate the thermal stability of high-k dielectric film. The tunneling leakage current density-voltage (J-V) was measured by semiconductor parameter analyzer HP4145A. After PDA temperature, the micro-roughness of the HfO<sub>2</sub> surface was detected by atomic force microscopy (AFM).



#### 3.3 Results and Discussions

3.3.1 Basic characteristic of the MIM with PDA Technology

After PDA process in N<sub>2</sub>, Figure 3-3 (a) C-V characteristics of MIM structure  $(Ta/HfO_2/Ta)$  shows difference effects for electric characteristic at 100 KHz. The capacitance densities increase with PDA temperature. It may be due to the PDA processing in N<sub>2</sub> ambient provides a reducing interface for oxidized surface layer of the Ta electrode [38]. Figure 3-3 (b) shows the capacitance densities was the highest value at PDA 600°C. The capacitance densities increase with PDA temperature be explained to Grain Boundary Barrier Layer Capacitor structure [39-41]. Effective permittivity of capacitor is related to the ratio of the average thicknesses of grain and

grain boundary. Generally, the ratio of the average thicknesses of grain and grain boundary is very lager, so that the effective permittivity of capacitor is very high. Figure 3-4 shows J-V curves characteristics of MIM structure (Ta/HfO<sub>2</sub>/Ta) without PDA and with 400°C, 500°C, 600°C PDA in N<sub>2</sub>. Leakage current increases over 500°C PDA. It may be to grant growths in the high-k material. The corresponding AFM were presented in Figure 3-5 (a) and (b). Surface roughness of  $HfO_2/Ta$  structure without PDA was 0.762nm. After PDA process, surface roughness increases from 0.803nm (400°C-60s), 1.115nm (500°C-60s) to 2.774nm (600°C-60s) in Figure 3-6, Figure 3-7, and Figure 3-8 [42]. At 600°C-60s PDA, surface roughness of the high-k material raises greatly. Due to stress relaxation and grain growth during annealing, the grain boundaries become clearly visible after PDA process [43]. For the as-deposited, 400°C, 500°C, and 600°C-annealed samples, higher annealing temperature lead to higher leakage current. Since the higher PDA temperature may trigger the small grains to merge into a large grain. The boundaries around these large grains will provide more short leakage path, which allow the carriers more easily tunneling through from top electrode to bottom electrode and, then, contribute to larger leakage current. Therefore, the crystalline temperature of HfO<sub>2</sub> material was presented in our results. It is found that agglomeration effect might lead to higher gate leakage current density [42] and this is consistent with high leakage current in MIM structure we discussed before. Figure 3-9 shows the relationship between surfaces roughness relate to difference PDA temperature of HfO<sub>2</sub>/Ta structure, these results were understood clearly for grain growing and crystallizing at temperature.

On the contrary, the capacitance of  $HfO_2$  samples annealing in an O<sub>2</sub> ambient decreases with the increasing annealing temperature in Figure 3-10(a) and (b) [44]. Therefore, the capacitance decreases after annealing in an O<sub>2</sub> ambient. This is because an O<sub>2</sub> penetration will induce the increasing of the interfacial layer at  $HfO_2/Ta$  and

higher annealing temperature increasing will speed up interface layer growth rate [45]. Figure 3-11 shows the J-V curves characteristics of MIM structure (Ta/HfO<sub>2</sub>/Ta) without PDA and with 400°C, 500°C, 600°C PDA in an O<sub>2</sub> ambient. The current density reduces with PDA temperature, it may be to explain that thicker film of HfO<sub>2</sub> was produced or oxygen vacancy within high-k material was decreased.

Figure 3-12 the relationship between capacitance densities relate to difference PDA temperature. The comparison of difference PDA temperature in  $O_2$  or  $N_2$  ambient shows the capacitance densities rise after PDA process in  $N_2$  ambient. In the addition, the contrary results were produced after PDA process in  $O_2$  ambient. Figure 3-13 shows the leakage current of sample with 400°C PDA was lower than other PDA temperature in  $N_2$  ambient. It can be explained to the defects decrease after 400°C annealing in  $N_2$  ambient. As mentioned above, PDA process in  $O_2$  ambient can cause the leakage current to diminish.

3.3.2 Basic characteristic of the MIM with Plasma surface Technology

Figure 3-14 (a), (b) shows C-V and J-V characteristics of MIM structure (Ta/HfO<sub>2</sub>/Ta) without PDA and with N<sub>2</sub>O, NH<sub>3</sub> plasma process on Ta electrode. After plasma process, maybe the capacitance densities both were decreased due to interface layer growing. This interface layer was not understood for us. We need more physical analysis, for example TEM analysis, XRD analysis, and Auger depth profiles analysis. Leakage current density decreases after plasma processing, which is supposed to be suppressed by thicker interfacial layer on bottom metal. Figure 3-15, Figure 3-16, and Figure 3-17 clarify AFM topography of Ta bottom electrode without plasma process was

more than surface roughness with  $N_2O$ ,  $NH_3$  plasma process. It may be reason to decrease leakage current density. Figure 3-18 the comparison between surfaces roughness relate to without and with plasma process on Ta electrode. The results of  $N_2O$ ,  $NH_3$  plasma process on Ta metal clarify reduce leakage current, but capacitance density degrades.

#### 3.3.3 Analysis Voltage coefficient of capacitance (VCC) on the MIM

Voltage coefficient of capacitance (VCC) are very important parameters for MIM capacitor applications, and can be obtained by using a second order polynomial equation of  $\frac{dC}{C_o} = \frac{C(V) - C_o}{C_o} = \alpha V^2 + \beta V + 1$ . C<sub>0</sub> where is the zero-biased capacitance,  $\alpha$  and  $\beta$  represent the quadratic and linear VCC respectively. The requirement of the quadratic coefficient of capacitance  $\alpha$  is smaller than 100 ppm/V<sup>2</sup>, and the requirement of the linear coefficient of capacitance  $\beta$  is below 1000 ppm/V according to the ITRS roadmap. Low VCC values cause the capacitance to stability. Figure 3-19, Figure 3-20, and Figure 3-21 shows Normalized C-V curves ( $\triangle C/C_o$ ) of MIM structure (Ta/HfO<sub>2</sub>/Ta) relate to without PDA and with 400°C  $\sim$  500°C PDA in N<sub>2</sub> for 100 KHz, 10 KHz, and 1KHz respectively. We found the sample exhibits VCC values became lager with increasing PDA temperature. Especially the sample with 500°C PDA in N<sub>2</sub> clarifies high VCC values. It may be explained that the dielectric traps located around the metal–insulator interface [46]. Figure 3-22, Figure 3-23, and Figure 3-24 shows Normalized C-V curves ( $\triangle C/C_o$ ) of MIM structure (Ta/HfO<sub>2</sub>/Ta) relate to without PDA in O<sub>2</sub> ambient for 100 KHz, 10

KHz, and 1KHz respectively. The sample with 500°C PDA in O<sub>2</sub> ambient can reduce VCC values compare with the sample with 400°C PDA in O<sub>2</sub> ambient. It may be explained that PDA process with 500°C O<sub>2</sub> ambient reduces traps around the metal–insulator interface. Figure 3-25 shows measured Quadratic VCC,  $\alpha$ , versus difference frequency without PDA, with 400°C  $\sim$  500°C PDA in O<sub>2</sub> and N<sub>2</sub>. It is found that the Quadratic VCC decreases with frequency. It may be explained that the carrier mobility becomes smaller with increase frequency, which lead to a higher relaxation time and a smaller capacitance variation [47]. Table 3-1 Summary of Quadratic VCC,  $\alpha$  and linear VCC,  $\beta$  extracted from MIM structure (Ta/HfO<sub>2</sub>/Ta) without and with 400°C  $\sim$  500°C PDA in N<sub>2</sub> and O<sub>2</sub> ambient PDA process. Maybe dielectric traps located around the metal–insulator interface cause high VCC values. According to this reason, we use plasma process to improve metal–insulator interface defects [48]. Besides, the rapid  $\triangle$ C/C<sub>0</sub> reduction with increasing frequency may be due to the trapped carriers being unable to follow the high frequency signal [49] [50].

Figure 3-26, Figure 3-27, Figure 3-28 shows Normalized C-V curves ( $\triangle C/C_0$ ) of MIM structure (Ta/HfO<sub>2</sub>/Ta) relate to without plasma and with N<sub>2</sub>O, NH<sub>3</sub> plasma process for 100 KHz, 10 KHz, and 1KHz respectively. We found VCC values of the sample with plasma process become smaller than the sample without plasma process. It may be explained that plasma process can improve trap defects to reduce VCC values. Figure 3-29 shows measured Quadratic VCC,  $\alpha$ , versus difference frequency without plasma and with N<sub>2</sub>O, NH<sub>3</sub> plasma process. The results clarify plasma process can reduce VCC values make the capacitance stability. However the VCC values are still higher than 100 ppm/V<sup>2</sup> and 1000 ppm/V, not achieve the requirement of the ITRS roadmap. Table 3-2 Summary of Quadratic VCC,  $\alpha$ , and linear VCC,  $\beta$ , extracted from MIM structure (Ta/HfO<sub>2</sub>/Ta) without plasma and with N<sub>2</sub>O, NH<sub>3</sub> plasma process.

### 3.4 Summary

In this chapter, we studied PDA effect on MIM structure at first. We met a few questions of large leakage current density under high temperature annealing in  $N_2$  ambient. Because of grain growing, we found surface roughness increase with PDA temperature. High Surface roughness gives rise to large leakage current density. Moreover, PDA temperature increases to cause the capacitance go up, it was attributed grain boundary effect. On condition PDA in  $O_2$  ambient, after annealing  $O_2$  ambient the leakage current density reduces and capacitance rises were attributed thicker high-k film producing and interface layer growing.

Secondly, we used plasma process improve electric characteristics on MIM. It was found that leakage current density decreases one order, but ensues to reduce capacitance density after plasma process. Especially N<sub>2</sub>O plasma process reduces capacitance density more than NH<sub>3</sub> plasma process. It may be explained that surface roughness with N<sub>2</sub>O plasma process was higher than NH<sub>3</sub> plasma process.

Finally, form analysis VCC on MIM, we found out that PDA process in  $N_2$  ambient causes Quadratic VCC and linear VCC become higher than without PDA and with PDA process in  $O_2$  ambient. Especially Quadratic VCC and linear VCC become smaller after 500°C PDA process in  $O_2$  ambient. Besides, plasma process can reduce Quadratic VCC, but still not achieve the requirement of the ITRS roadmap.

1. Silicon substrate, RCA clean and HF dip to remove native oxide.

```
法法律法律法律法规
```

Substrate

2.  $SiO_2$  550 nm film deposited at furnace Wet Oxidation.



SiO<sub>2</sub> Substrate

3. Bottom electrode Tantalum 100 nm deposited by Reactive Sputter (RS) and is patterned by mask



Bottom Electrode SiO<sub>2</sub> Substrate

4. The  $HfO_2$  thin film 5 nm deposited by RS



5. Post deposit annealing, PDA: 400°C, 500°C, 600°C, in N<sub>2</sub> or O<sub>2</sub> 60 sec.

Bottom Electrode

High k

SiO<sub>2</sub>

Substrate





6. Finally, Top Electrode deposited 100 nm by RS and is patterned by metal mask **Top Electrode** 



Figure 3-1 Flow chart for the fabrication of HfO<sub>2</sub> thin films with PDA Technology

1. Silicon substrate, RCA clean and HF dip to remove native oxide.

```
2013年3月20日日日
```

Substrate

2.  $SiO_2$  550 nm film deposited at furnace Wet Oxidation.



SiO<sub>2</sub> Substrate

3. Bottom electrode Tantalum 100 nm deposited by Reactive Sputter (RS) and is patterned by mask



Bottom Electrode SiO<sub>2</sub> Substrate

4. Plasma  $N_2O$  and  $NH_3$  treatment on Bottom electrode



5. The HfO<sub>2</sub> thin film 5 nm deposited by RS



High k Bottom Electrode SiO<sub>2</sub> Substrate

6. Finally, Top Electrode deposited 100 nm by RS and is patterned by metal mask **Top Electrode** 



Figure 3-2 Flow chart for the fabrication of  $HfO_2$  thin films with Plasma Technology



Figure 3-3 The comparison of (a) and (b) C-V characteristics of MIM structure  $(Ta/HfO_2/Ta)$  without PDA and with 400°C, 500°C , 600°C PDA in N<sub>2</sub>.



Figure 3-4 The J-V curves characteristics of MIM structure (Ta/HfO<sub>2</sub>/Ta) without PDA and with 400 $^{\circ}$ C, 500 $^{\circ}$ C, 600 $^{\circ}$ C PDA in N<sub>2</sub>



Figure 3-5 (a) and (b) AFM topography of HfO<sub>2</sub>/Ta structure without PDA.



Figure 3-6 (a) and (b) AFM topography of HfO<sub>2</sub>/Ta structure with 400 $^{\circ}$ C PDA in N<sub>2</sub>



(b)

Figure 3-7 (a) and (b) AFM topography of  $HfO_2/Ta$  structure with 500°C PDA in  $N_2$ 



Figure 3-8 (a) and (b) AFM topography of HfO<sub>2</sub>/Ta structure with 600  $^\circ C$  PDA in  $N_2$ 



Figure 3-9 the relationship between surfaces roughness relate to difference PDA temperature of HfO<sub>2</sub>/Ta structure





(b)

Figure 3-10 (a) and (b) C-V characteristics of MIM structure (Ta/HfO<sub>2</sub>/Ta) without PDA and with 400 $^{\circ}$ C, 500 $^{\circ}$ C, 600 $^{\circ}$ C PDA in O<sub>2</sub>



Figure 3-11 the J-V curves characteristics of MIM structure (Ta/HfO<sub>2</sub>/Ta) without PDA and with 400 $^{\circ}$ C, 500 $^{\circ}$ C, 600 $^{\circ}$ C PDA in O<sub>2</sub>



Figure 3-12 the relationship between capacitance densities relate to difference PDA temperature



400°C, 500°C and 600°C deposition in  $N_2$  and  $O_2$ .



(b)

Figure 3-14 the comparison of (a) C-V and (b) J-V characteristics of MIM structure  $(Ta/HfO_2/Ta)$  without PDA and with N<sub>2</sub>O, NH<sub>3</sub> plasma process on Ta electrode.


Figure 3-15 AFM topography of Ta bottom electrode without plasma process



Figure 3-16 AFM topography of Ta bottom electrode with N<sub>2</sub>O plasma process, 600s



Figure 3-17 AFM topography of Ta bottom electrode with NH<sub>3</sub> plasma process, 600s



Figure 3-18 the relationship between surfaces roughness relate to without and with plasma process on Ta electrode





without PDA and with 400°C  $\sim$  500°C PDA in  $N_2$  for 100 KHz



Figure 3-20 Normalized C-V curves ( $\triangle C/C_o$ ) of MIM structure (Ta/HfO<sub>2</sub>/Ta) relate to without PDA and with 400°C  $\,{\scriptstyle \sim}\,$  500°C PDA in  $N_2$  for 10 KHz



**Voltage (V)** Figure 3-21 Normalized C-V curves ( $\triangle C/C_o$ ) of MIM structure (Ta/HfO<sub>2</sub>/Ta) relate to without PDA and with 400°C  $\cdot$  500°C PDA in N<sub>2</sub> for 1 KHz



Figure 3-22 Normalized C-V curves ( $\triangle$ C/C<sub>o</sub>) of MIM structure (Ta/HfO<sub>2</sub>/Ta) relate to without PDA and with 400°C  $\sim$  500°C PDA in O<sub>2</sub> for 100 KHz



Figure 3-23 Normalized C-V curves ( $\triangle C/C_0$ ) of MIM structure (Ta/HfO<sub>2</sub>/Ta) relate to without PDA and with 400°C  $\sim$  500°C PDA in O<sub>2</sub> for 10 KHz



Figure 3-24 Normalized C-V curves ( $\triangle$ C/C<sub>o</sub>) of MIM structure (Ta/HfO<sub>2</sub>/Ta) relate to without PDA and with 400°C  $\sim$  500°C PDA in O<sub>2</sub> for 1 KHz



 $400^{\circ}$ C  $\cdot$  500  $^{\circ}$ C PDA in N<sub>2</sub> and 400  $^{\circ}$ C  $\cdot$  500  $^{\circ}$ C PDA in O<sub>2</sub>



	Frequency(Hz)	$\alpha (ppm/V^2)$	β (ppm/V)
As-dep.	1K	14215	17200
	10K	8277	10536
	100K	5139	7025
400°C PDA in O <sub>2</sub>	1K	12322	6942
	10K	8069	7512
	100K	3361	1465
500°C PDA in O <sub>2</sub>	1K	7842	2696
	10K	4580	2044
	100K	2833 1896	1696
400°C PDA in N <sub>2</sub>	1K	21882	15700
	10K	11285	9305
	100K	9049	7181
500°C PDA in N <sub>2</sub>	1K	35714	31992
	10K	16170	13406
	100K	10291	9114

Table 3-1 Summary of Quadratic VCC,  $\alpha$  and linear VCC,  $\beta$  extracted from MIM structure (Ta/HfO<sub>2</sub>/Ta) without and with 400°C  $\cdot$  500°C in N<sub>2</sub>, 400°C  $\cdot$  500°C in O<sub>2</sub> PDA.



Figure 3-26 Normalized C-V curves ( $\triangle C/C_o$ ) of MIM structure (Ta/HfO<sub>2</sub>/Ta) relate to without plasma and with N<sub>2</sub>O, NH<sub>3</sub> plasma process for 100 KHz



Figure 3-27 Normalized C-V curves ( $\triangle C/C_o$ ) of MIM structure (Ta/HfO<sub>2</sub>/Ta) relate to

without plasma and with N<sub>2</sub>O, NH<sub>3</sub> plasma process for 10 KHz



Figure 3-28 Normalized C-V curves ( $\triangle$ C/C<sub>o</sub>) of MIM structure (Ta/HfO<sub>2</sub>/Ta) relate to without plasma and with N<sub>2</sub>O, NH<sub>3</sub> plasma process for 1 KHz



Figure 3-29 Quadratic VCC,  $\alpha$ , versus difference frequency without plasma and

with N<sub>2</sub>O, NH<sub>3</sub> plasma process

	Frequency (Hz)	$\alpha (ppm/V^2)$	β (ppm/V)
As-dep.	1K	14215	17200
	10K	8277	10536
	100K	5139	7025
N <sub>2</sub> O Plasma Treatment	1K	4961	19557
	10K	2910	12374
	100K	1908	8869
NH3 Plasma Treatment	1K	6776	19037
	10K	3914 <sup>96</sup>	11834
	100K	2402	8045

Table 3-2 Summary of Quadratic VCC,  $\alpha$ , and linear VCC,  $\beta$ , extracted from MIM structure (Ta/HfO<sub>2</sub>/Ta) without plasma and with N<sub>2</sub>O, NH<sub>3</sub> plasma process for variant frequency.

## **CHAPTER 4**

## **Conclusions and Suggestions**

**For Future Work** 

#### 4.1 Conclusions

In the first part of this thesis, MIM capacitors have been successfully fabricated with  $HfO_2$  as the dielectric layer. Describe as follows

ALL DA

Firstly, we also discussed Characteristics of  $HfO_2$  Gate Dielectrics Deposited on Tantalum Metal. We found MIM (Ta/HfO<sub>2</sub>/Ta) structure achieve a high capacitance density (~25.67fF/cm<sup>2</sup>). However, the poorer frequency dispersion for MIM (Ta/HfO<sub>2</sub>/Ta) structure was produced especially at 1 MHz. Besides, we speculate that the conduction mechanism of MIM structure is Frenkel-Poole Emission. The leakage currents of Ta/HfO<sub>2</sub>/Ta capacitors are very small compared to TiN/Al<sub>2</sub>O<sub>3</sub>/TiN structure. The capacitance density of Ta/HfO<sub>2</sub>/Ta capacitors is higher than TiN/Al<sub>2</sub>O<sub>3</sub>/TiN structure.

In the second part of this thesis, we deposited  $HfO_2$  thin film on Ta metal electrode using these optimum conditions. Several important phenomena were observed and summarized follows. Firstly, we focused on PDA effect on MIM

structure. Large leakage current density was observed under high temperature annealing at deference ambient. Secondly, plasma treatment on bottom metal can reduce the leakage current density. However, capacitance density was gone up. Thirdly, we analyze VCC (Voltage coefficient of capacitance) in the MIM capacitor with PDA process. We found out that the process of 500°C PDA in  $O_2$  ambient causes VCC becomes smaller. Finally, we found out the process of plasma treatment on bottom metal can reduces Quadratic VCC, but increases linear VCC.

### 4.2 Recommendations for Future Works

In this thesis, we used PDA process and plasma technology to improve electric Characteristics on MIM (Ta/HfO<sub>2</sub>/Ta). We got better results than TiN/Al<sub>2</sub>O<sub>3</sub>//TiN structure. However, VCC values still is very high according to ITRS roadmap. Besides, the mechanism of the variation of  $\alpha$  and  $\beta$  values is unclear and more work needs to be done. After plasma treatment was processed, PDA 400°C in N2 was carried out for MIM may be improved to electrics characteristics.

In the future, Pt can be chosen as buffer layer in MIM structure ( $Ta/HfO_2/Ta$ ) due to its inactive property. If all of the improvement on Ta could not become better results, maybe we should replace Ta with other metal material, such as Pt, Ir.

## References

- Donald A. Neamen, "Semiconductor Physics & Devices.", The McGraw-Hill companies, Inc.
- [2] P. W. Peacock, J. Roberson, et. al., "Band offsets and Schottky barrier heights dielectric constant oxides," J. Appl. Phys. Vol. 92, No. 8, 2002.
- [3] E. P. Gusev, D. A. Buchanan, et. al., "Ultrathin high-κ gate stacks for advanced CMOS devices," *Proc. IEEE IEDM Tech. Dig.* pp. 451–454, 2001.
- [4] D. A. Buchanan, E. P. Gusev, et. al., "80 nm polysilicon gated n-FET's with ultra-thin Al O gate dielectric for ULSI applications," in *IEDM Tech. Dig.* pp. 223, 2000.
- [5] W. J. Qi, R. Nieh, et. al., "MOSCAP and MOSFET characteristics using ZrO gate dielectric deposited directly on Si," in *IEDM Tech. Dig.* pp. 145–148, 1999.
- [6] M. Copel, M. Gribelyuk, et. al., "Structure and stability of ultra-thin zirconium oxide layers on Si (001)," *Appl. Phys. Lett.* Vol. 76, pp. 436–438, 2000.
- [7] G.D. Wilk, R. M. Wallace, et. al., "Hafnium and zirconium silicates for advanced gate dielectrics." J. Appl. Phys. Vol. 87, No. 1, 2002.
- [8] D.A.Neumayer , E.Cartier , "Materials characterization of ZrO<sub>2</sub>-SiO<sub>2</sub> and HfO<sub>2</sub>-SiO<sub>2</sub> binary oxides deposited by chemical solution deposition.", *J. Appl. Phys.* Vol. 90, No. 4, 2001.
- [9] J. –L. Autran, Roderick Devine, et. al., "Fabrication and characterization of Si-MOSFET's with PECVD amorphous Ta<sub>2</sub>O<sub>5</sub> gate insulator." *IEEE Electron*

Device Lett. Vol. 18, No. 9, 1997.

- [10] G. D. Wilk, R. M. Wallace, et. al., "High-κ gate dielectrics: current status and materials properties consideration" *J. Appl. Phys.*, Vol. 89, No. 10, pp. 5243, 2001.
- [11] 史德智, "Low-temperature processing techniques applied on barium strontium titanate films for the applications of DRAM storage capacitors," 交通大學博士論文, 民國94年, chapter 2, pp. 1-5.
- [12] B. G. Streetman and S. Banerjee, "Solid state electronic devices," Pearson education, fifth edition, chapter 9, pp. 461- 470, 2002.
- [13] S-J Ding, H. Hu, C. Zhu, et.al., "RF, DC, and Reliability Characteristics of ALD HfO<sub>2</sub>-Al<sub>2</sub>O<sub>3</sub> Laminate MIM Capacitors for Si RF IC Applications," *IEEE Electron Device Lett.* Vol. 51, No. 6, 2004.
- [14] K. J. Hubbard and D. G. Schlom, "Thermodynamic stability of binary oxides in contact with silicon," J. Mater. Res., vol. 11, no. 11, p. 2757 (1996).
- [15] M. Balog, M. Schieber, M. Michman, and S. Patai, "Chemical vapor deposition and characterization of HfO<sub>2</sub> films from organo-hafnium compounds," *Thin Solid Films*, vol. 41, p. 247 (1977).
- [16] J. M. Purswani, A. P. Pons, J. T. Glass, R. D. Evans, J. D. Cogdell, "Effects of Annealing on the Mechanical and Electrical Properties of DC Sputtered Tantalum Pentoxide (Ta2O5) Thin Films," *Materials Research Society*, vol. 811, p. D3.8.1.
- [17] Jack C.Lee, "Ultra-thin gate dielectrics and High-κdielectrics.", IEEE EDS vanguard series of independent short courses.
- [18] I. Brain and O. Knacke, "Thermochemical properties of inorganic

substances.", Springer, Berlin, 1973.

- [19] L. B. Pankratz, "Thermodynamic Properties of Elements and Oxides (U.S. Dept. of Interior", Bureau of Mines Bulletin 672, U.S. Govt. Printing Office, Washington, D.C., 1982).
- [20] S. P. Murarka, Silicides for VLSI Applications (Academic, New York, 1983).
- [21] R. N. P. Choudhary and U. Bhunia, "Structural, dielectric and electrical properties of ACu<sub>3</sub>Ti<sub>4</sub>O<sub>12</sub> (A= Ca, Sr and Ba)," Journal of Materials Science, vol. 37, pp. 5177- 5182, 2002.
- [22] D. W. Richerson, "Modern ceramic engineering," Marcel Dekker, 1992
- [23] Chunxiang Zhu, Hang Hu, et. al., "Votage and temperature dependence of capacitance of high-κ HfO<sub>2</sub> MIM capacitors: A unified understanding and prediction," in *IEDM Tech. Dig.*, 2003.
- [24] Y. L. Tu, H. L. Lin, et. al., "Characterization and comparison of high-κ metal-insulator-metal (MIM) capacitors in 0.13um Cu BEOL for mixed-mode and RF applications," in VLSI Tech. Symp. Dig. pp. 79, 2003.
- [25] Xiongfei Yu, Chunxiang Zhu, et. al., "A high-density MIM capacitor (13  $fF/\mu$  m2) using ALD HfO<sub>2</sub> dielectrics," *IEEE Electron Device Lett.* Vol. 24, No. 2, 2003.
- [26] Jeffrey A. Babcock, Scott G. Balster, et. al., "Analog characteristics of Metal-Insulator-Metal capacitors using PECVD nitride dielectrics," *IEEE Electron Device Lett.* Vol. 22, No. 5, 2001.
- [27] S. Blonkowski, M. Regache, el. al., "Investigation and modeling of the electrical properties of metal–oxide–metal structures formed from chemical vapor deposited Ta<sub>2</sub>O<sub>5</sub> films," *J. Appl. Phys.* Vol. 90, No. 3, 2001

- [28] Semiconductor Industry Association (SIA), International Technology Roadmap for Semiconductors 2001 ed., Austin, TX: SEMATECH, 2001.
- [29] W.J. Zhu, Tso-Ping Ma, Takashi Tamagawa, J. Kim,and Y. Di, "Current transport in Metal/Hafnium/Oxide/Silicon structure," *IEEE Electron Device Lett.* Vol. 23, No. 2, 2002.
- [30] Takeshi Yamaguchi, Hideki Satake, and Noburu Fukushima, "Band diagram and carrier conduction mechanisms in ZrO<sub>2</sub> MIS structures," *IEEE Trans. Electron Devices* Vol. 51, No. 5, 2004.
- [31] M. Houssa, M. Tuominen, et al. "Trap-assisted tunneling in high permittivity gate dielectric stacks," J. Appl. Phys. Vol. 87, No. 12, pp. 8615, 2000.
- [32] Sanghun Jeon, Hyundoek Yang, Dae-Gyu Park, and Hyunsang Hwang,
   "Electrical and structural properties of nanolaminate (Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>) for metal oxide semiconductor gate dielectric applications," *Jpn. J.Appl. Phys.* Vol 31 pp. 2390-2393, 2002.
- [33] H.-E. Cheng and M.-H. Hon, "Texture formation in titanium nitride films prepared by chemical vapor deposition," Journal of Applied Physics, vol. 79, pp. 8047- 8053, 1996.
- [34] Mohammed Fakhruddin, Rajendra Singh," Rapid thermal processing of high dielectric constant gate dielectrics for sub 70 nm silicon CMOS technology" IEEE Ineternational Conference on Advance Thermal Processing of Semiconductors-RTP 2002.
- [35] M. Y. Yang, C. H. Huang, et. al., "Very high density RF MIM capacitors (17fF/μm2) using high-κ Al<sub>2</sub>O<sub>3</sub> doped Ta<sub>2</sub>O<sub>5</sub> dielectrics" *IEEE Microwave* and Wireless Components Lett. Vol. 13, No. 10, 2003.
- [36] M. Y. Yang, C. H. Huang, et. al., "High-density MIM capacitors using

AlTaO<sub>x</sub> dielectrics," *IEEE Electron Device Lett.* Vol. 24, No. 5, 2003.

- [37] C. H. Ng, S- F. Chu, "Effect of the nitrous oxide plasma treatment on the MIM capacitor," *IEEE Electron Device Lett.* Vol. 23, No. 9, 2002.
- [38] Shi-Jin Ding, Chunxiang Zhu, Ming-Fu Li, David Wei Zhang," Atomic-layer-deposited Al<sub>2</sub>O<sub>3</sub>-HfO<sub>2</sub>-Al<sub>2</sub>O<sub>3</sub> dielectrics for metal-insulatormetal capacitor applications," *Appl. Phys. Lett.* Vol. 87, 2005.
- [39] 國立編譯館, 邱碧秀, "電子陶瓷材料", 民國 77 年, pp. 484-485.
- [40] S. Guillemet-Fritsch, T. Lebey, M. Boulos, and B. Durand, "Dielectric properties of CaCu<sub>3</sub>Ti<sub>4</sub>O<sub>12</sub> based multiphased ceramics," Journal of the European Ceramic Society, vol. 26, pp. 1245- 1257, 2006.
- [41] B.A. Bender and M.J. Pan, "The effect of processing on the giant dielectric properties of CaCu<sub>3</sub>Ti<sub>4</sub>O<sub>12</sub>," Mater. Sci. and Engineer. B, vol. 117, pp. 339-347, 2005.
- [42] Meng-Fan Wang, Tiao-Yuan Huang, et. al., "Impact of thermal stability on the characteristics of complementary metal oxide semiconductor transistors with TiN metal gate," *Jpn. J. Appl. Phys.* Vol.41, pp. 546, 2002
- [43] G. P. Ru, J. Liu, X. P. et. al., "An atomic force microscopy study of thin films formed by solid state reaction," *Solid-State & Integrated Circuit Tech.* pp. 328, 1998
- [44] G.Lucovsky, Y. Wu, H. Niimi, V. Misra, and J. C. Phillips," Bonding constraints and defect formation at interfaces between crystalline silicon and advanced single layer and composite gate dielectrics" Appl. Phys. Lett. 74, 2005 (1999).
- [45] Tung Ming Pan "Characterization of Ultrathin Oxynitride (18-21 Å)Gate

Dielectrics by NH<sub>3</sub> Nitridation and N<sub>2</sub>O RTA Treatment" Transactions on electron devices VOL. 48, NO. 5, MAY 2001

- [46] E. B. Liao, L. H. Guo, et. all., "High-Density MIM Capacitors (~85 nF/cm<sup>2</sup>) on Organic Substrates," *IEEE Electron Device Lett.* Vol. 26, No. 12, 2005
- [47] Chunxiang Zhu, Hang Hu, et. al., "Voltage and Temperature Dependence of Capacitance of high-k HfO<sub>2</sub> MIM Capacitor: A Unified Understand and Prediction," in *IEDM Tech. Dig.*, 2003.
- [48] H. F. Lim, S. J. Kim, et. all., "High-Performance MIM Capacitor Using ALD High-k HfO<sub>2</sub>-Al<sub>2</sub>O<sub>3</sub> Laminate Dielectircs," *IEEE Electron Device Lett.* Vol. 24, No. 12, 2003
- [49] S. Van Huylenbroeck, S. Decoutere, et. all., "Investigation of PECVD Dielectrics for Nondispersive Metal-Insulator-Metal Capacitors," *IEEE Electron Device Lett.* Vol. 23, No. 4, 2002
- [50] K. C. Chiang, C. H. Lai, et. all., "Very High-Density (23 nF/um<sup>2</sup>) RF MIM Capacitors Using high-k TaTiO as the Dielectric," *IEEE Electron Device Lett.* Vol. 26, No. 10, 2005
- [51] W. D. Kingery, H. K. Bowen, and D. R. Uhlmann, "Introduction to ceramics," second edition, Wiley, chapter 18, 1976

# 個人簡歷

- 姓名:許修豪
- 性别:男
- 出生年月日: 民國 68 年 3 月 14 日
- 籍貫:台灣省台南市

住址:台南市前鋒路56巷16號

學歷:



國立彰化師範大學工業教育學系學士 (87.9-92.6)
國立交通大學電子工程研究所碩士 (93.9-95.6)

碩士論文題目:

高介電常數材料二氧化鉿於金屬-絕緣體-金屬電容之研究 Investigation of High-K Material HfO<sub>2</sub> On Metal-Insulator-Metal Capacitor