

國立交通大學

電子工程學系 電子研究所碩士班

碩士論文

低溫複晶矽薄膜電晶體  
其遷移率與可靠度之研究



**Study on the Mobility and Reliability of Low  
Temperature Poly-Si Thin-Film Transistors**

研究生：徐源竣

指導教授：雷添福 博士

中華民國 九十五年六月

低溫複晶矽薄膜電晶體之製程與可靠度之研究

**Study on the Mobility and Reliability of Low  
Temperature Poly-Si Thin-Film Transistors**

研究生：徐源竣

Student: Yuan-Jiun Hsu

指導教授：雷添福 博士

Advisor: Dr. Tan-Fu Lei



A Thesis

Submitted to Department of Electronics Engineering & Institute of Electronics

College of Electrical Engineering

National Chiao Tung University

In Partial Fulfillment of the Requirements

For the Degree of

Master of Science

in

Electronic Engineering

June 2006

Hsinchu Taiwan Republic of China

中華民國 九十五年六月

# 低溫複晶矽薄膜電晶體 之遷移率與可靠度之研究


學生：徐源竣

指導教授：雷添福 博士

國立交通大學

電子工程學系 電子研究所碩士班

## 摘要



在本論文中，首先，我們研究利用氮化矽層去覆蓋複晶矽薄膜電晶體的新式結構。我們發現與傳統複晶矽薄膜電晶體相較之下，有著氮化矽覆蓋層的複晶矽薄膜電晶體有較好的電特性。我們提高了導通電流及場效遷移率，這是因為氮化矽覆蓋層在通道中造成張力還有降低源極/汲極的串聯電阻。再者，氮化矽覆蓋層的複晶矽薄膜電晶體也抑制了扭曲效應 (Kink effect)，閘極引發汲極漏電 (GIDL)，還有改善了可靠度，這是因為此種新式結構薄膜電晶體可以降低橫向電場。

接著，我們進行有關 P 型通道之多重通道(multi-channel)複晶矽薄膜電晶體的研究。此種元件的電特性如導通電流，臨界電壓(threshold voltage)及次臨限擺幅(subthreshold swing) 會隨著通道條數變多而被改善，這是因為我們提高了有效的通道寬度和加強了閘極的控制能力。而元件的可靠度也會隨著通道條數增加而被改善，這是因為在多重通道結構下加強了閘極的控制能力。

最後，我們探討有關複晶矽薄膜電晶體生命週期(lifetime)的問題。發現到最

糟的熱載子應力測試條件跟元件的通道長度有相關性。在短通道元件中，最糟的熱載子應力測試條件是閘極電壓等於臨界電壓而非傳統上閘極電壓等於二分之一汲極電壓。此外，導通電流退化的情形在高和位的汲極應力測試下的不同的現象。這是因為在薄膜電晶體中不僅碰撞游離(impact ionization)還有寄生雙極性接面電晶體效應(parasitic bipolar junction transistor effect)去造成元件的退化。我們亦發現當在粹取複晶矽薄膜電晶體之生命週期時與金屬氧化層場效電晶體有著不同的現象，在一大範圍的汲極電壓應力測試下有著兩種斜率的生命週期投射現象。




# **Study on the Mobility and Reliability of Low Temperature Poly-Si Thin-Film Transistors**

Student: Yuan-Jiun Hsu

Advisor: Dr. Tan-Fu Lei

Department of Electronics Engineering &  
Institute of Electronics  
National Chiao Tung University

## **ABSTRACT**



In this thesis, first, we studied the new structure of poly-Si TFTs with capping silicon nitride passivation layer. It was found that this device have better electrical characteristic than convention poly-Si TFTs. We enhanced electron mobility and on current due to local tensile strain in the channel and low source/drain series resistance. Moreover, the proposed poly-Si TFTs also suppressed kink effect, effect of gate induced drain leakage (GIDL) and improved reliability due to low horizontal electric field in this new structure of poly-Si TFTs.

Then, p-channel poly-Si TFTs with multi-channel structure were studied. The device's electrical characteristic such as on-current, threshold voltage, and subthreshold swing were improved with increasing the channel stripes due to the increasing effective channel width and enhancement of gate control capability. The reliability of proposed poly-Si TFTs were improved with increasing the stripes of channel. This is due to better gate control capability in multiple channel structure.

Finally, we studied the lifetime issue of poly-Si TFTs. It was found that the

worst-case of stress condition depend on device channel length. In short channel device, the worst-case of stress condition is under  $V_G \approx V_{th}$ , not  $V_G = 1/2 V_D$ . Moreover,  $I_{on}$  degradation under both high and low  $V_D$  of stress conditions has different phenomena. This is due to not only impact ionization but also parasitic bipolar junction transistor effect to degradation poly-Si TFTs. Then, it is found that lifetime extraction of poly-Si TFTs is not the same with that of MOSFETs. There are dual slop lifetime projections in wide drain voltage.



## 誌謝

首先向我的指導教授雷添福博士至上無限的謝意，在老師的細心指導下，本論文得以順利完成。兩年的研究生涯中，不僅僅只是學習到做研究的精神與方法，老師的關心、鼓勵與啟發，使我在面對將來漫長的人生旅途，受用無窮。

接下來，我要特別感謝謝明山學長，學長不僅在研究過程中都很熱心地幫助我、指導我，在日常生活中也都特別的關心照顧我。另外要感謝已畢業的獻德學長帶我進入薄膜電晶體這個領域，也要感謝郭柏儀學長在實驗上經驗的傳承，還有小強學長、楊紹明學長、小賢學長、志仰學長、家文學長，感謝你們這些日子以來的關心與指導。也要感謝伯浩、俊嘉、宗元、梓祥，你們這二年的陪伴、一起修課、一起做實驗、一起玩樂，有了你們這二年的研究過程充實又快樂，也要謝謝統億、錦石、仕傑、明爵、哲綸、文呈、久騰使得實驗室變的更熱鬧，懷念與你們相處的日子，總之，謝謝實驗室裡的每個人，讓我過了這麼充實又快樂的碩士班生涯。


最後，我要感謝我最親愛的家人，在我追學過程中一直的全力支持我，給我最大的支持與鼓勵，在我失意與難過時，一直都是我最好的避風港，也要謝謝我最可愛的女友，在這段時間內的支持與體諒，讓我更有動力去作研究。僅以此論文獻予你們。

# Contents

<b>Abstract (Chinese)</b> .....	<b>I</b>
<b>Abstract (English)</b> .....	<b>III</b>
<b>Acknowledge</b> .....	<b>V</b>
<b>Contents</b> .....	<b>VI</b>
<b>Table &amp; Figure Captions</b> .....	<b>VIII</b>
<b>Chapter 1 Introduction</b> .....	<b>1</b>
1.1 Overview of Poly-Si Thin-Film Transistors.....	1
1.2 Motivation .....	3
1.3 Organization of the Thesis.....	5
References .....	7
<b>Chapter 2 Performance Enhancement of Low Temperature Polysilicon Thin Film Transistor with Silicon Nitride Capping layer</b> .....	<b>13</b>
2.1 Introduction .....	13
2.2 Device Fabrication.....	14
2.3 Method of Device Parameter Extraction .....	15
2.3.1 Determination of Threshold Voltage .....	15
2.3.2 Determination of Subthreshold-Swing.....	16
2.3.3 Determination of Field Effect Mobility.....	17
2.3.4 Determination of ON/OFF Current Ratio .....	17
2.3.5 Extraction of Grain Boundary Trap State Density.....	18
2.4 Results and Discussion.....	20
2.4.1 Characteristics of Poly-Si TFTs with capping silicon nitride layer.....	20
2.4.2 Reliability of Poly-Si TFTs with capping silicon nitride Layer .....	21



2.5 Summary .....	22
References .....	23
<b>Chapter 3 Characteristic and Reliability of P-Channel Poly-Si TFTs with Multi-Channel Structure.....</b>	<b>37</b>
3.1 Introduction .....	37
3.2 Experimental .....	38
3.3 Results and Discussion.....	39
3.3.1 Characteristics of P-Channel Poly-Si TFTs with Multiple Channels.....	39
3.3.2 Reliability of P-Channel poly-Si TFTs with Multiple Channels.....	42
3.4 Summary .....	42
References .....	43
<b>Chapter 4 Investigated the lifetime of low temperature poly-Si TFTs with different dimension of channel.....</b>	<b>58</b>
4.1 Introducion .....	58
4.2 Experimental .....	59
4.3 Results and Discussion.....	60
4.4 Summary .....	65
References .....	66
<b>Chapter 5 Conclusions .....</b>	<b>76</b>



# TABLE CAPTIONS


## Chapter 2

Table 2.1 Comparison of device characteristics of the Control and Capping Nitride poly-Si TFTs.

## Chapter 3

Table 3-1 Summary of the dimensions of S1, M4, M8, M20 and M40 TFTs. All devices have the same active channel thickness 100nm, gate TEOS-oxide thickness 50nm, and total channel width 40 $\mu$ m

Table 3-2 Summary of device parameters of the conventional and the proposed p-channel multi-channel poly-Si TFTs (W/L = 40 $\mu$ m/2 $\mu$ m) with different stripes of channel.



# FIGURE CAPTIONS

## Chapter 2

Fig. 2-1 Schematic diagram of fabrication process for Capping Nitride poly-Si TFTs

Fig. 2-2 Transfer characteristics of the Control and Capping Nitride poly-Si TFTs with  $V_{DS}=5V$

Fig. 2-3 Field-effect mobility of the Control and Capping Nitride poly-Si TFTs with  $V_{DS}=0.1V$

Fig. 2-4 Trap state density extraction of the Control and the Capping Nitride poly-Si TFTs

Fig. 2-5 Source/drain series resistance extraction of (a) the Control and (b) the Capping Nitride poly-Si TFTs

Fig. 2-6 Mechanism of reduction of source/drain series resistance

Fig. 2-7 Output characteristic of the Control and the Capping Nitride poly-Si TFTs

Fig. 2-8 (a) on-current and (b) threshold voltage degradation as a function of stress time under hot-carrier stress

## Chapter 3

Fig. 3-1 Process flow of the conventional and multi-channel poly-Si TFTs.

Fig. 3-2 Cross-section of the conventional and multi-channel poly-Si TFTs is parallel to the direction of the source and drain electrode.

Fig. 3-3 Cross-section of the conventional and multi-channel poly-Si TFTs is perpendicular to the direction of the source and drain electrode.

Fig. 3-4 Top view of the conventional and multi-channel poly-Si TFTs in (a), (b), (c), and (d). (The effective channel width  $W_{eff} = 40 \mu m$  ; channel length  $L = 2 \mu m$ .)

Fig. 3-5 Transfer characteristics of the conventional and the proposed p-channel multi-channel poly-Si TFTs with different stripes of channel.

Fig. 3-6 Field effect mobility of the conventional and the proposed p-channel multi-channel poly-Si TFTs with different stripes of channel.

Fig. 3-7 Distribution of (a) Threshold voltage and (b) Field effect mobility of the proposed p-channel multi-channel poly-Si TFTs with different stripes of channel. The vertical bars indicate the minimum and maximum value of the devices characteristics and the squares are the average values

Fig. 3-8 Trap state density extraction of the conventional and the proposed p-channel multi-channel poly-Si TFTs with different stripes of channel.

Fig. 3-9 Trap state density of the proposed multi-channel poly-Si TFTs with different stripes of channel.

Fig. 3-10 Increasing ratio of the effective channel width and the on-state current as a function of number of channel stripes.

Fig. 3-11 Output characteristics of the conventional and the proposed p-channel poly-Si TFTs with different stripes of channel. ( $V_G - V_{th} = 1; 2; 3V$ )

Fig. 3-12 (a) on-current, and (b) threshold voltage degradation as a function of stress time under hot-carrier stress.

## Chapter 4

Fig. 4-1 Process flow of the conventional poly-Si TFTs.

Fig. 4-2 Cross-section of the conventional poly-Si TFTs.

Fig. 4-3 Transfer characteristics of the conventional poly-Si TFTs

Fig. 4-4 On-current degradation under stress conditions of  $V_G=1/2V_D$  and  $V_G=V_{th}$  at  $V_{DS}=16V$  for different channel geometry

Fig. 4-5 Lifetime extraction of poly-Si TFTs with channel length of  $10\mu m$  and

channel width of  $10\mu\text{m}$

Fig. 4-6 Lifetime extraction of poly-Si TFTs with channel length of  $2\mu\text{m}$  and channel width of  $10\mu\text{m}$

Fig. 4-7 Lifetime extraction of poly-Si TFTs with channel length of  $2\mu\text{m}$  and channel width of  $2\mu\text{m}$

Fig. 4-8 Schematical plot of the occurrence of impact ionization and bipolar multiplication in the poly-Si TFTs.



# Chapter 1

## Introduction

### 1.1 Overview of Low Temperature Poly-Si Thin-Film Transistors

The study of polycrystalline silicon (poly-Si) thin film transistors (TFTs) fabricated using a maximum temperature below 600C commenced in 1980s. We defined this kind of poly-Si TFTs as Low temperature polysilicon thin film transistors (LTPS-TFTs) . It have received much attention in recent years because of their applications , such as active matrix liquid crystal displays (AMLCDs) [1-3] , active matrix organic light emitting displays (AMOLEDs) [4-6] , high density static random access memories (SRAMs) [7], electrical erasable programming read only memories (EEPROM) [8][9] and candidate for 3-dimension ICs' applications [10] . Within those applications, the application of active matrix liquid crystal displays (AMLCDs) is the major driving force to promote the developments of poly-Si TFT technology .

The first generation of active matrix liquid crystal displays (AMLCDs) used a-Si:H TFTs for the pixel switching device. The advantages of a-Si:H TFTs are their compatibility with low processing temperature on large-area glass substrates and low leakage current due to the high off-stated impedance. However , the low electron field-effect mobility( $<1 \text{ cm}^2/\text{Vs}$ ) has limited the development of AMLCDs technology. So , the poly-Si TFTs acted important role for AMLCDs development , because the high field effect mobility and the high driving current of poly-Si TFTs makes the integration of switching pixels and driver circuits possible [11]. Moreover, the aperture ratio and the panel brightness can be also greatly promoted due to small

device size needed using poly-Si TFTs [12]. Therefore, the performance of display can be significantly improved. As a result, poly-Si TFTs have a great potential to realized high-performance large-area AMLCDs applications, and further to accomplish System-on-Panel (SOP).

As compared with single crystalline silicon, the polycrystalline Silicon may consist of many grains, whose boundaries are composed of unsatisfied dangling silicon bonds that may trap charge carriers and become charged. This results in the formation of potential barriers between grains and also between the grain interior and its boundary [13]. The major effect of grain boundaries and intra-grain defects on the electrical performance of a TFT results from lowering the carrier mobility. This results in a degradation of drive current and subthreshold swing , and increases the threshold voltage, leakage current, and the temperature dependence of the device[13][14]. In order to obtain desirable electrical characteristics of poly-Si TFTs , several methods have been proposed to improve the device performance by enlarging the grain size of poly-Si films[15][16] and reducing the trap states in grain boundaries . Many crystallization techniques have been proposed to achieve low temperature polycrystalline silicon (LTPS) TFTs , such as SPC (solid phase crystallization)[17] , ELA (excimer laser annealing)[18][19] and MILC (metal induced lateral crystallization)[20]. Plasma treatments is also a method for reducing trap states in grain boundaries, various plasmas such as H<sub>2</sub> [21], NH<sub>3</sub> [22], N<sub>2</sub>O[23] and O<sub>2</sub> plasmas [24] have been intensely investigated in recent years.

Moreover, the device performance could also be improved by adopting novel device structures. Offset drain/source [25], Lightly doped drain (LDD) [26], gate overlapped LDD [27] , multiple channel structure [28] , Double or multiple gate structures [29], vertical channel [30] have been proposed and investigated intensively.

## 1.2 Motivation

In this thesis, we focus on the enhancement of mobility of poly-Si TFTs. This is because we want to gain higher on-current for AMLCD applications. Thus, the aperture ratio will be increased and then brightness will certainly increase. In recent years, the poly-Si TFTs have many applications which not only AMLCD but also 3-d circuit applications are very popular. We enhanced mobility of poly-Si TFTs can help system and circuit designer having wide window to design.

First, we have proposed that using nitride capping layer enhances mobility. It have been demonstrated that tensile strain in the channel will enhance electron mobility. Previous reports indicated that they applied mechanical stress on the wafer to test device and then observed electrical characteristics of tested device. It was found that tensile strain improves the electron mobility and the drain current of n-channel device including MOSFETs and TFTs [31][32]. On the contrary, Compressive strain reduced the electron mobility. It is well know that nitride layer has tensile stress. So, we want to utilize tensile strain of silicon nitride layer to forming compressively strained polysilicon gate electrode and then give a tensile stress on the channel [33]. Moreover, in mainstream CMOS technology, nitride spacer was used for reducing off-state leakage and improving the on-state drivability [34]. Because nitride spacer can induce electron to reduce resistance in offset region for improving the on-state drivability. Furthermore, the capping silicon nitride layer can reduce moisture incorporation. So, we proposed poly-Si TFTs with capping nitride layer to improve device performance.

Then, we proposed the p-channel poly-Si TFTs with multichannel structure. P-channel poly-Si TFTs have been used for many applications, such as low-power SRAMs [35], High-Resolution Active Matrix [36] and EEPROM's [37]. In circuit



design, CMOS technique is a very important technique. Because it has many advantages such as low power consumption, fully restored logic and better reliability. We would like to realize CMOS technique by using TFTs device. So P-Channel and N-Channel TFTs are needed for integrated CMOS circuit. Moreover, the stability of p-channel polysilicon TFTs has not been investigated as much as n-channel polysilicon TFTs. So, we will discuss characteristic and reliability of P-Channel poly-Si TFTs in this thesis. It is well known that the characteristics of poly-Si TFTs are dominated by the large trap density in poly-Si film. When channel width scaled down, devices are reported to exhibit better performance such as lower threshold voltage and smaller trap density [38]-[40]. As a result, Poly-Si TFTs with narrow and multiple channels have been proposed to improve device performance [41][42]. Previous reports indicated that the existence regions near the poly-Si pattern edge where the grain boundary trap density is much smaller than elsewhere in the poly-Si film [38]. When channel width decreasing the effect of poly-Si pattern edge dominates and causes an effective trap density decreasing. Moreover, Due to the formation of active region island the gate electrode layer that climbs across the channel may induce side channels in both sides of the channel region. When channel width scaled down these side-channels become comparable to the main channel, accordingly increasing the effective channel width. Additionally, in CMOS technology, tri-gate [43] structure has been reported to exhibit superior gate control over the channel than a conventional single-gate MOSFET. Thus, we incorporate multi-channel with different channel widths, and tri-gate structure to achieve the high-performance and high reliability poly-Si TFTs. So, we proposed p-channel multichannel poly-Si TFTs and discussed characteristics and reliability of proposed poly-Si TFTs.

Finally, we focus on the reliability of poly-Si TFTs. It has been reported that the worst-case hot carrier degradation for conventional MOSFETs is under  $V_G=1/2 V_D$

[44], and the device's degradation depends on the trap states generation, which are proportional to the  $I_{\text{sub}}$  [45]. This means that drain-avalanche-hot-carrier (DAHC) injection causes the severest damage on the device's characteristics. Therefore, DAHC-induced substrate current  $I_{\text{sub}}$  was used to monitor the device degradation and predict the device lifetime. However, it is known that the worst-case hot carrier degradation for SOI MOSFETs is under  $V_G \approx V_{\text{th}}$  [46]. After hot-carrier stress, the degradation mechanism of the device was significantly different at both low and high drain bias [47][48]. They concluded that the parasitic bipolar transistors (PBT) might be the dominate factor to enhance the stressed current and also the device degradation rate. So, the lifetime of MOSFETs is unsuitable for SOI MOSFETs.

Poly-Si TFTs have received much attention in recent years because of their applications. Although, it have many studies to improve performance of poly-Si TFTs. However, the lifetime issues of poly-Si TFTs are not well studied. Because body contact is a lack of poly-Si TFTs, the floating body effect will influence the reliability of device. To date, there still does not exit a clear consensus on the hot-carrier effect of these devices compared to bulk. Therefore, in this thesis, we want to investigate the lifetime prediction of poly-Si TFTs, and the degradation mechanism at different drain bias under hot carrier stress.

### **1.3 Organization of the Thesis**

In the following sections, we will show our research efforts.


In Chapter 2, the electrical characteristics and fabrication processes of low temperature poly-Si TFTs with silicon nitride capping layer will be proposed. Experimental results reveal that the performance and reliability of our devices have remarkable improvements in comparison with conventional TFTs. Additionally, we

make a detail discussion to explain the results of experimental.

In Chapter 3, the fabrication processes and electrical characteristics of p-channel poly-Si TFTs with different stripes of channel will be proposed. Experimental results reveal that poly-Si TFTs with multiple channels have better performance and reliability than the conventional TFTs. Then, we will make a complete discussion about the electrical characteristics and reliability issue of poly-Si TFTs with multiple channels.

In Chapter 4, the reliability issue of poly-Si TFTs with different channel geometry will be investigated by applying different drain bias. It is found that  $I_{on}$  degradation under both high and low drain bias of stress conditions has different phenomenon. Then, we will analyze the degradation mechanism under hot carrier stress with wide drain voltage bias for the devices with different channel geometry.

At the end of this thesis, we will make a conclusion in Chapter 5.



## References:

- [1] Y. Oana, "Current and future technology of low-temperature poly-Si TFT-LCDs," *Journal of the SID*, vol. 9, pp. 169-172, 2001.
- [2] S. Morozumi, K. Oguchi, S. Yazawa, Y. Kodaira, H. Ohshima, and T. Mano, "B/W and color LC video display addressed by poly-Si TFTs," *SID Dig.*, pp.156, 1983.
- [3] R. E. Proano, R. S. Misage, D. Jones, and D. G. Ast, "Guest-host active matrix liquid-crystal display using high-voltage polysilicon thin film transistors," *IEEE Trans. Electron Devices*, vol. 38, pp. 1781, 1991.
- [4] Mark Stewart, Robert S. Howell , Leo Pires, Miltiadis K. Hatalis, Webster Howard, and Olivier Prache, "Polysilicon VGA active matrix OLED displays – technology and performance", in *IEDM tech, Dig.*, 1998,pp.871-874
- [5] Mark Stewart, Robert S. Howell , Leo Pires, Miltiadis K. Hatalis, "Polysilicon TFT technology for active matrix OLED displays," *IEEE Trans. Electron Devices*, vol. 48,pp.845-851,2001.
- [6] Zhiguo Meng and Man Wong, "Active-matrix organic light-emitting diode displays realized using metal-induced unilaterally crystallized polycrystalline silicon thin-film transistors," *IEEE Trans. Electron Devices*, vol.49,pp. 991-996,2002.
- [7] S. Batra, "Development of drain-offset (DO) TFT technology for high density SRAM's," Extended Abstracts, vol.94-2, in *Electrochemical Soc. Fall Mtg.*, Miami Beach, FL, Oct. pp. 677,1994.
- [8] M. Cao, *et al.*, "A simple EEPROM cell using twin polysilicon thin-film transistors," *IEEE Trans. Electron Devices*, vol. 15, pp. 304, 1994.
- [9] N. D. Young, G. Harkin, R. M. Bunn, D. J. McCulloch, and I. D. French, "The fabrication and characterization of EEPROM arrays on glass using a low

- temperature poly-Si TFT process,” *IEEE Trans. Electron Devices*, vol. 43, pp. 1930-1936, 1996.
- [10] K. Banerjee, S. J. Souri, P. Kapur, and K. C. Saraswat, “3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and system-on-chip integration,” *Proceedings of the IEEE*, vol.89, pp. 602-633, 2001.
- [11] W. G. Hawkins, “Polycrystalline-Silicon device technology for large-area electronics,” *IEEE Trans, Electron Devices*, vol. 33, pp. 477-481, 1986
- [12] I. -W. Wu, “Cell design considerations for high-aperture-ratio direct-view and projection polysilicon TFT-LCDs,” in *SID Tech. Dig.*, pp. 19, 1995.
- [13] S. D. S. Malhi, H. Shichijo, S. K. Vanerjee, R. Sundaresan, M. Elahy, G. P. Pollack, W. F. Richardson, A. H. Shah, L. R. Hite, R. H. Womack, P. K. Chatterjee, and H. W. Lam, *IEEE Trans. Electron Devices*, vol. 32, pp. 258, 1985.
- [14] T. I. Kamins, *Polycrystalline Silicon for Integrated Circuit Applications* (Kluwer, Norwell, MA, 1988).
- [15] C. H, Hong, C. Y. Park and H. J. Kim, “Structure and crystallization of low pressure chemical vapor deposited silicon films using Si<sub>2</sub>H<sub>2</sub> gas,” *J. Appl. Phys.*, vol. 71, pp. 5427-5432, 1992.
- [16] J. H. Jeon, M. C. Lee, K. C. Park, M. K. Han, “A new polycrystalline silicon TFT with a single grain boundary in the channel,” *IEEE Electron Device Lett.* Vol. 22, no. 9, pp. 429-431, 2001
- [17] A. Nakamura, F. Emoto, E. Fujii, and A. Tamamoto, “A high-reliability, low-operation-voltage monolithic active-matrix LCD by using advanced solid-phase growth technique,” *IEDM Tech.* pp.847, 1990.
- [18] G. K. Guist, and T. W. Sigmon, “High-performance laser-processed polysilicon

- thin-film transistors,” *IEEE Electron Device Lett.*, vol. 20, no. 2, pp. 77-79, Feb. 1999.
- [19] N. Kudo, N. Kusumoto, T. Inushima, and S. Yamazaki, “Characterization of polycrystalline-Si thin-film transistors fabricated by excimer laser annealing method,” *IEEE Trans. Electron Devices*, vol. 40, pp. 1876-1879, Oct. 1994.
- [20] S. W. Lee, T. H. Ihn, and S. K. Joo, “Fabrication of high-mobility p-channel poly-Si thin-film transistors by self-aligned metal-induced lateral crystallization,” *IEEE Electron Device Lett.*, vol. 17, no. 8, pp. 407-409, Aug. 1996.
- [21] A. Yin, and S. J. Fonash, “High-performance p-channel poly-Si TFT’s using electron cyclotron resonance hydrogen plasma passivation,” *IEEE Electron Device Lett.*, vol. 15, no. 12, pp. 502-503, 1994.
- [22] C. K. Yang, T. F. Lei, C. L. Lee, “The combined effects of low pressure NH<sub>3</sub> annealing and H<sub>2</sub> plasma hydrogenation on polysilicon thin-film-transistors,” *IEEE Electron Device Lett.*, vol. 15, pp. 389-390, 1994.
- [23] J. W. Lee, N. I. Lee, J. I. Kan, C. H. Han, “Characteristics of polysilicon thin-film transistor with thin-gate dielectric grown by electron cyclotron resonance nitrous oxide plasma,” *IEEE Electron Device Lett.*, vol. 18, pp. 172-174, 1997.
- [24] K. C. Moon, J. H. Lee, M. K. Han, “Improvement of polycrystalline silicon thin film transistor using oxygen plasma pretreatment before laser crystallization,” *IEEE Trans. Electron Devices*, vol. 49, pp. 1319-1322, 2002.
- [25] B. H. Min, C. M. Park and M. K. Han, “A novel offset gated polysilicon thin film transistor without and additional offset mask,” *IEEE Electron Device Lett.*, vol. 16, no. 5, pp. 161-163, 1995.
- [26] P. S. Shih, C. Y. Chang, T. C. Chang, T. Y. Huang, D. Z. Peng and C. F. Yeh, “A novel lightly doped drain polysilicon thin-film transistor with oxide sidewall spacer formed by one-step selective liquid phase deposition,” *IEEE Electron*

- Device lett.*, vol. 20, no. 8, pp.421-423, 1999.
- [27] K. Y. Choi and M. K. Han, "A novel gate-overlapped LDD poly-Si thin-film transistor," *IEEE Electron Device lett.*, vol. 17, no. 12, pp. 566-568, 1996.
- [28] T. Unagami and O. Kogure, "Large on/off current ratio and low leakage current poly-Si TFTs with multichannel structure," *IEEE Trans. Electron Devices*, vol.35, no. 11, pp. 1986-1989, 1988.
- [29] T. Y. Huang, A. G. Lewis, I. W. Wu, A. Chiang, and R. H. Bruce, "New intra gate offset high voltage thin film transistor with misalignment immunity," *Electronics lett.*, vol. 25, no. 8, pp. 544-545, 1989.
- [30] C. S. Lai, C. L. Lee, T. F. Lei and H. N. Chern, "A novel vertical bottom-gate polysilicon thin film transistor with self-aligned offset," *IEEE Electron Device lett.*, vol. 17, no. 5, pp. 199-201, 1996.
- [31] S. Maikap, C.-Y. Yu, S.-R. Jan, M. H. Lee, and C. W. Liu, "Mechanically Strained Strained-Si NMOSFETs," *IEEE Electron Device Lett.*, vol. 25, no. 1 pp. 40–42, 2004.
- [32] Pai-hui Iris Hsu , M. Huang, H. Gleskova, Z. Xi, Z. Suo, S. Wagner, and James C. Sturm, "Effects of Mechanical Strain on TFTs on Spherical Domes" *IEEE Trans. Electron Devices*, vol. 51, no. 3, pp. 371-377, 2004
- [33] Tsung Yi Lu and Tien Sheng Chao, "Mobility Enhancement in Local Strain Channel nMOSFETs by Stacked a-Si/Poly-Si Gate and Capping Nitride," *IEEE Electron Device Lett.*, vol. 26, no. 4 pp. 267–269, 2005.
- [34] R. Tsuchiya, K. Ohnishi, M. Horiuchi, S. Tsujikawa, Y. Shimamoto, N. Inada, J. Yugami, F. Ootsuka, and T. Onai, "Femto-second CMOS technology with high-k offset spacer and SiN gate dielectric with oxygen-enriched interface," in *VLSI Tech. Symp. Dig.*, HI, 2002, pp. 150–151.
- [35] H. Kuriyama, Y. Ishigaki, Y. Fujii, S. Maegawa, S. Maeda, S. Miyamoto, K. Tsutsumi, and H. Miyoshi, "A C-Switch Cell for Low-Voltage Operation and

- High-Density SRAMs,” in *IEDM Tech. Dig.*, pp. 279-282, 1996.
- [36] A. Mimura, J. I. Ohwada, Y. Hosokawa, T. Suzuki, H. Kawakami, and K. Miyata, “A High-Resolution Active Matrix Using p-Channel SOI TFT’s,” *IEEE Trans. Electron Devices*, vol. 35, no. 4, pp. 418-425, 1988.
- [37] Nae-In Lee, Jin-Woo Lee, Hyoung-Sub Kim, and Chul-Hi Han, “High-Performance EEPROM’s Using N- and P-Channel Polysilicon Thin-Film Transistors with Electron Cyclotron Resonance N O-Plasma Oxide” *IEEE Electron Device Lett.*, Vol. 20, no. 1, pp. 15-17, 1999.
- [38] N. Yamauchi, J-J. J. Hajjar, Rafael Reif, Kenji Nakazawa, and Keiji Tanaka, “Characteristics of narrow-channel polysilicon thin-film transistors,” *IEEE Trans. Electron Devices*, vol. 38, no. 11, pp. 1967-1968, 1991.
- [39] D. N. Yaung, Y. K. Fang, K. C. Hwang, K. Y. Lee, K. H. Wu, J. J. Ho, C. Y. Chen, Y. J. Wang, M. S. Liang, J. Y. Lee, and S. G. Wu, “Narrow width effects of bottom-gate polysilicon thin film transistors,” *IEEE Electron Device Lett.*, vol. 19, PP, 429-431, 1988.
- [40] H. W. Zan, T. C. Chang, P. S. Shih, D. Z. Peng, T. Y. Huang, and C. Y. Chang, “Analysis of Narrow Width Effects in polycrystalline Silicon Thin Film Transistors,” *Jpn. J. Appl. Phys.*, vol. 42, part 1, no. 1, pp. 28-32, 2003.
- [41] T. Unagami, “High-voltage poly-Si TFT’s with multichannel structure,” *IEEE Trans. Electron Devices*, vol. 35, no. 12, pp. 2363-2367, 1991.
- [42] T. Takeshita, T. Unagami, and O. Kogure, “Study on narrow-strip polycrystalline silicon thin film transistors,” *J. Appl. Phys.*, vol. 27, no. 10, pp. 1937-1941, 1988.
- [43] B. S. Doyle, S. Datta, M. Doczy, S. Hareland, B. Jin, J. Kavalieros, T. Linton, A. Murthy, R. Rios, and R. Chau, “High Performance Fully-Depleted Tri-Gate CMOS Transistors,” *IEEE Electron Device Lett.*, vol. 24, no. 4, PP. 263-265, 2003.



- [44] P. H. Worelee, C. Juffermans, H. Lifka, W. Manders, F. M. Oude Lansink, G. M. Paulzen, P. Sheridan, and A. Walker, "A half-micron CMOS technology using ultra-thin silicon on insulator," in *IEDM Tech. Dig.*, pp. 583-586, 1990.
- [45] C. M. Hu, S. C. Tam, F. C. Hsu, P. K. Ko, T. Y. Chan, and K. W. Terrill, "Hot electron induced MOSFET degradation—model, monitor, and improvement," *IEEE Trans. Electron Devices*, vol. 32, no. 2, pp. 375-385, 1985.
- [46] L. T. Su, H. Fang, J. E. Chung, and D. A. Antoniadis, "Hot-carrier effects in fully-depleted SOI nMOSFETs," in *IEDM Tech. Dig.*, pp. 349-352, 1992.
- [47] J. W. Ratkovic, W. M. Huang, B. Y. Hwang, M. Racanelli, J. Forestner, and J. Woo, "Novel device lifetime behavior and hot-carrier degradation mechanisms under  $V_{GS} \approx V_{TH}$  stress for thin-film SOI nMOSFETs," in *IEDM Tech. Dig.*, pp. 639-642, 1995.
- [48] J. W. Ratkovic, W. M. Huang, B. Y. Hwang, M. Racanelli, J. Forestner, and J. Woo, "Lifetime reliability of thin-film SOI nMOSFET's," *IEEE Electron Device Lett.*, vol. 16, no. 9, pp. 387-389, Sept. 2001.

# Chapter 2

## Performance Enhancement of Low Temperature Polysilicon Thin Film Transistor with Silicon Nitride Capping layer

### 2.1 Introduction

In recent years, flexible electronics have been investigated and were paid attention, such as electronic paper, flexible display, sensor skin and electrot textiles. It required building electron device on flexible and deformable substrate [1]-[4]. Therefore, device will be stressed when operating flexible electronics. In this condition, mechanical strain is a major force to stress device.

There are many researches to comprehend effect of mechanical strain in device. In previous reported, they measured device characteristic when device under mechanical strain. it was found that tensile strain improves the electron mobility and the drain current of n-channel device including MOSFETs and TFTs [5][6]. On the contrary, Compressive strain reduced the electron mobility.

Recently, the strain-Si MOSFETs have become attractive for high speed complementary-metal-oxide-semiconductor (CMOS) device applications [7][8].the improvement of carrier mobility has been intensely studied by introducing strain in the channel region, such as strained-Si on SiGe substrate. However, the fabrication of the strained-Si devices is more complicated, such as forming a relaxed SiGe buffer layer. Previously studied indicated that uniaxial strained channel from contact etch stop silicon nitride (SiN) layer increase current drivability[9][10]. Because silicon

nitride layer has tensile strain and further forming compressively strained polysilicon gate electrode and then give a tensile stress on the channel.

In this chapter, we fabricated poly-Si TFTs with capping silicon nitride layer to created a tensile stress on the channel. It was found that this device have better electrical characteristic than convention poly-Si TFTs. We enhanced electron mobility and on current due to local tensile strain and low source/drain series resistance and then suppressed kink effect, gate induced drain leakage(GIDL) effect and improved reliability due to low horizontal electric field in Capping Nitride poly-Si TFTs. We will make a detail discussion in later section.

## 2.2 Device Fabrication




Figure 2-1 show the process flow and cross-sectional view of the investigated poly-Si TFT. First, 500-nm-thick thermal oxide was grown on the Si wafer by using a furnace system. All the experimental devices in this study were fabricated on thermally oxidized Si wafers. Then, 50-nm-thick amorphous silicon layers were deposited on the thermal oxide layer using a low-pressure chemical vapor deposition (LPCVD) system at 550°C. Then, amorphous silicon films were recrystallized by solid phase crystallization (SPC) method at 600°C for 24 hours in an N<sub>2</sub> ambient to form poly-Si films. Poly-Si films were patterned into active regions by transformer couple plasma (TCP) etching system using mixture gases of Cl<sub>2</sub> and HBr.

After RCA cleaning procedure, a 50-nm-thick TEOS oxide was deposited by LPCVD with TEOS and O<sub>2</sub> gases at 695°C to form the gate insulator. A 150-nm-thick poly-Si was deposited to serve as the gate electrode by LPCVD at 595°C. Then, the poly-Si film was patterned and etched by TCP etching system to form the gate electrode and the gate oxide on source/drain was removed using dilute HF solution. The regions of source, drain, and gate were doped by a self-aligned phosphorous ion

implantation at the dosage and energy of  $5 \times 10^{15}$  ions/cm<sup>-2</sup> and 20keV, respectively. The dopant activation was performed by furnace system at 600°C for 12 hours, followed by a deposition of 250nm-thick silicon nitride layer and 300nm-thick passivation oxide using PECVD system at 350°C and the definition of contact holes. Then, we etched passivation oxide by BOE solution. After removed passivation oxide, 90% silicon nitride layer was etched by dry etching system and utilized oxide layer as a hard mask for etching 10% silicon nitride layer by wet etch in H<sub>3</sub>PO<sub>4</sub> solution. Finally, a 800-nm-thick Al was deposited by sputter and patterned for metal pads, and devices were passivated by NH<sub>3</sub> plasma treatment for 30 minute at 300°C. For comparison, the control samples have no capping nitride layer. It only deposited passivation oxide using PECVD system at 350°C.

## 2.3 Method of Device Parameter Extraction

In this thesis, we use Ellipsometer to measure the thickness of poly-Si, amorphous-Si and TEOS oxide films in the fabrication procedure. All the electrical characteristics of proposed poly-Si TFTs were measured by HP 4156B-Precision Semiconductor Parameter Analyzer.

Many methods have been proposed to extract the characteristic parameters of poly-Si TFTs. In this section, those methods are described.

### 2.3.1 Determination of Threshold Voltage

Threshold voltage ( $V_{th}$ ) is an important parameter required for the channel length-width and series resistance measurements. However,  $V_{th}$  is not uniquely defined. Various definitions have been proposed and the reason can be found in  $I_D$ - $V_{GS}$  curves. One of the most common techniques is the linear extrapolation method with the drain current measured as a function of gate voltage at a low drain voltage of

50~100mV to ensure operation in the linear region [17]. The drain current is not zero when  $V_{GS}$  below threshold voltage and approaches zero asymptotically. Hence the  $I_{DS}$  versus  $V_{GS}$  curve can be extrapolated to  $I_D=0$ , and the  $V_{th}$  is determined from the extrapolated intercept of gate voltage ( $V_{GS}$ ) by

$$V_{th} = V_{GS} - \frac{V_{DS}}{2} \text{ ----- (Eq. 2.1)}$$

Equation (2.1) is strictly only valid for negligible series resistance. Fortunately series resistance is usually negligible at the low drain current when threshold voltage measurements are made. The  $I_{DS}$ - $V_{GS}$  curve deviates from a straight line at gate voltage below  $V_{th}$  due to subthreshold current and above  $V_{th}$  due to series resistance and mobility degradation effects. It is common practice to find the point of maximum slope of the  $I_{DS}$ - $V_{GS}$  curve and fit a straight line to extrapolate to  $I_D=0$  by means of finding the point of maximum of transconductance ( $G_m$ ).

In this thesis, we use a simpler method to determinate the  $V_{th}$  called constant drain current method. The voltage at a specified threshold drain current is taken as the  $V_{th}$ . This method is adopted in the most studied papers of poly-Si TFTs. It can be given a threshold voltage close to that obtained by the complex linear extrapolation method. Typically, the threshold current is specified at  $(W/L) \times 10nA$  for  $V_{DS}=0.1V$  and  $(W/L) \times 100nA$  for  $V_{DS}=5V$ , where  $W$  and  $L$  are channel width and channel length, respectively.

### 2.3.2 Determination of Subthreshold-Swing

Subthreshold swing (S.S.) is a typical parameter to describe the control ability of gate toward channel, which reflects the turn on/off speed of a device. It is defined as the amount of gate voltage required to increase/decrease drain current by one order of magnitude.

The S.S. should be independent of drain voltage and gate voltage. However, in reality, the S.S. increases with drain voltage due to channel shortening effect such as charge sharing, avalanche multiplication and punchthrough effect. The subthreshold swing is also related to gate voltage due to undesirable and inevitable factors such as the serial resistance and interface states.

In this thesis, the S.S. is defined as one-third of the gate voltage required to decrease the threshold current by three orders of magnitude. The threshold current is specified to be the drain current when the gate voltage is equal to threshold voltage.

### 2.3.3 Determination of Field Effect Mobility

Usually, field effect mobility ( $\mu_{eff}$ ) is determined from the maximum value of transconductance ( $G_m$ ) at low drain bias. The transfer characteristics of poly-Si TFTs are similar to those of conventional MOSFETs, so that the first order of I-V relation in the bulk Si MOSFETs can be applied to poly-Si TFTs. The drain current in linear region ( $V_{DS} < V_{GS} - V_{th}$ ) can be approximated as the following equation:

$$I_{DS} = \mu_{eff} C_{ox} \left( \frac{W}{L} \right) \left[ (V_{GS} - V_{th}) V_{DS} - \frac{1}{2} V_{DS}^2 \right] \text{----- (Eq. 2.2)}$$

where W and L are channel width and channel length, respectively.  $C_{ox}$  is the gate oxide capacitance per unit area and  $V_{th}$  is the threshold voltage. Thus, the transconductance is given by

$$g_m = \frac{\partial I_{DS}}{\partial V_{GS}} = \mu_{eff} C_{ox} \left( \frac{W}{L} \right) V_{DS} \text{----- (Eq. 2.3)}$$

Therefore, the field-effect mobility is

$$\mu_{eff} = \frac{L}{C_{ox} W V_{DS}} g_{m(max)} \Big|_{V_{DS} \rightarrow 0} \text{----- (Eq.2.4)}$$

### 2.3.4 Determination of ON/OFF Current Ratio

On/off current ratio is one of the most important parameters of poly-Si TFTs since a high-performance device exhibits not only a large on-current but also a small off-current (leakage current). The leakage current mechanism in poly-Si TFTs is not like that in MOSFET. In MOSFET, the channel is composed of single crystalline Si and the leakage current is due to the tunneling of minority carrier from drain region to accumulation layer located in channel region. However, in poly-Si TFTs, the channel is composed of poly-Si. A large amount of trap state densities in grain structure attribute a lot of defect states in energy band gap to enhance the tunneling effect. Therefore, the leakage current is much larger in poly-Si TFTs than in MOSFET. When the voltage drops between gate voltage and drain voltage increases, the band gap width decreases and the tunneling effect becomes much more severe. Normally we can find this effect in typical poly-Si TFTs'  $I_{DS}-V_{GS}$  characteristics where the magnitude of leakage current will reach a minimum and then increase as the gate voltage decreases/increases for n/p-channel TFTs.

There are a lot of ways to specify the on and off-current. In this chapter, take n-channel poly-Si TFTs for examples, the on-current is defined as the drain current when gate voltage at the maximum value and drain voltage is 5V. The off-current is specified as the minimum current when drain voltage equals to 5V.

$$\frac{I_{ON}}{I_{OFF}} = \frac{\text{Maximum Current of } I_{DS} - V_{GS} \text{ Plot at } V_{DS} = 5V}{\text{Minimum Current of } I_{DS} - V_{GS} \text{ Plot at } V_{DS} = 5V} \text{ ----- (Eq. 2.5)}$$

### 2.3.5 Extraction of Grain Boundary Trap State Density

The Trap State Density ( $N_t$ ), which can be determined by the theory established by Levinson *et al.* [18], which is based on Seto's theory [19].

For poly-Si TFTs, the drain current  $I_{DS}$  can be given as following:

$$I_{DS} = \mu_{FE} C_{ox} \left( \frac{W}{L} \right) V_{DS} V_{GS} \exp \left( \frac{-q^3 N_t^2 L_c}{8 \epsilon_{Si} k T C_{ox} V_{GS}} \right) \text{----- (Eq. 2.6)}$$

Where,

$\mu_{eff}$	field-effect mobility of carriers
$q$	electron charge
$k$	Boltzmann's constant
$\epsilon_{Si}$	dielectric constant of silicon
$T$	temperature
$N_t$	trap-state density per unit area
$L_c$	channel thickness

This expression, first developed by Levinson *et al.*, is a standard MOSFET's equation with an activated mobility, which depends on the grain-boundary barrier height. Levinson *et al.* assumed that the channel thickness was constant and equal to the thickness of the poly-Si film ( $t$ ). This simplifying assumption is permissible only for very thin film ( $t < 10\text{nm}$ ). The trap-state density can be obtained by extracting a straight line on the plot of  $\ln(I_{DS}/V_{GS})$  versus  $1/V_{GS}$  at low drain voltage and high gate voltage.

Proano *et al.* [20] thought that a barrier approximation is to calculate the gate induced carrier channel thickness by solving Poisson's equation for an undoped material and to define the channel thickness ( $L_c$ ) as a thickness in which 80% of the total charges were induced by the gate. Doing so, one obtains

$$L_c = \frac{8kT t_{ox} \sqrt{\frac{\epsilon_{Si}}{\epsilon_{SiO_2}}}}{q(V_{GS} - V_{fb})} \text{----- (Eq. 2.7)}$$

which varies inversely with  $(V_{GS} - V_{fb})$ . This predicts, by substituting Eq.2.7 into Eq.2.6, that  $\ln[I_{DS}/(V_{GS} - V_{fb})]$  versus  $1/(V_{GS} - V_{fb})^2$ . We use the gate voltage at which minimum leakage current occurs as flat-band voltage ( $V_{fb}$ ). Effective trap-state density ( $N_t$ ) can be determined from the square root of the slope.



## 2.4 Results and Discussion

### 2.4.1 Characteristics of poly-Si TFTs with capping silicon nitride layer

We measured device characteristics while we have done the device fabrication. Fig. 2-2 shows the transfer characteristics ( $I_{DS}$ - $V_{GS}$ ) for the control and Capping Nitride poly-Si TFTs. The measurements was performed at drain voltage of  $V_{DS}=5V$ . The measured and extracted parameters from the devices are listed in table 2-1. the threshold voltage, subthreshold swing, on-current ( $V_{GS}=20V$ ), and off-current ( $V_{GS}=-10V$ ) were measured at  $V_{DS}=5V$ .

In the Fig.2-2, we can see that the Capping Nitride poly-Si TFTs exhibit better on-state characteristics than the control sample. In off-state, under a large negative gate bias, the leakage currents of the Capping Nitride poly-Si TFTs ( $1.71 \times 10^{-10}$ ) are significant lower than the control poly-Si TFTs ( $1.61 \times 10^{-9}$ ). It was quite obvious that gate induce drain leakage (GIDL) was suppressed in Capping Nitride poly-Si TFTs. Moreover, the threshold voltage and subthreshold swing of the Capping Nitride poly-Si TFTs (0.16V & 0.98V/dec.) was found to be superior to the control sample (0.67V & 1.25V/dec.). Fig. 2-3, we compared the field effect mobility between those two samples, the proposed TFTs shows large enhancement of mobility compared with conventional TFTs. They were found to be 23( $cm^2/V.s$ ) and 32.5( $cm^2/V.s$ ) for the control and Capping Nitride poly-Si TFTs, respectively. The mobility of Capping Nitride poly-Si TFTs has greatly enhancement by 41.3%. This is due to capping nitride layer has tensile strain and further forming compressively strained polysilicon gate electrode and then give a tensile stress on the channel to result in electron mobility enhancement [11].

Fig. 2-4 shows the plot of  $\ln[I_{DS}/(V_{GS}-V_{fb})]$  versus  $1/(V_{GS}-V_{fb})^2$  at low drain voltage and high gate voltage for the control and the Capping Nitride samples. The

effective trap state density calculated from the slopes for the control and Capping Nitride samples were  $8.32 \times 10^{12} \text{cm}^{-2}$  and  $3.89 \times 10^{12} \text{cm}^{-2}$ , respectively. The proposed poly-Si TFTs have less trap state density than the control samples, we deduced that proposed poly-Si TFTs have  $\text{NH}_3$  plasma treatment when deposited silicon nitride layer. Fig. 2-5 shows Source/drain series resistance extraction of (a) the Control and (b) the Capping Nitride poly-Si TFTs. We found that Capping Nitride poly-Si TFTs' series resistance is small than the control poly-Si TFTs. They were found to be  $5.83 \text{k}\Omega$  and  $1.92 \text{k}\Omega$  for the control and Capping Nitride poly-Si TFTs, respectively. This result attributed nitride layer induced electron in source/drain region when device operated. So, source/drain series resistance are decreased. The schematic diagram of the mechanical of source/drain series resistance reduction is shown in Fig. 2-6.

Fig.2-7 shows the output characteristics of the control and proposed poly-Si TFTs. It can be seen that the kink effect was suppressed in Capping Nitride poly-Si TFTs and saturation current greatly enhanced. This is attributed to the facts that nitride layer reduce horizontal electrical field [12] and further reduce impact ionization rate, the carrier that pile up in the channel is decreasing. So, kink effect was suppressed in Capping Nitride poly-Si TFTs. However, the enhancement of saturation current is due to high field effect mobility.

#### **2.4.2 Reliability of poly-Si TFTs with capping silicon nitride layer**

Furthermore, we discussed the reliability of proposed TFTs and convention TFTs. We apply DC stress to the device, the hot carrier stress test was performed at  $V_D=20\text{V}$ ,  $V_G=10\text{V}$ , and source electrode grounded for 1000 sec to investigate the device reliability. Fig. 2-8 shows the variation of the on-state current ( $I_{\text{on}}$ ) and threshold

voltage ( $V_{th}$ ) over hot carrier stress time. The variations of  $I_{on}$  and  $V_{th}$  were defined as  $(I_{on,stressed}-I_{on,initial})/I_{on,initial} * 100\%$  and  $(V_{th,stressed}-V_{th,initial})/V_{th,initial} * 100\%$ , respectively, where  $I_{on,stressed}$ ,  $V_{th,stressed}$ ,  $I_{on,initial}$ , and  $V_{th,initial}$  represent the measured values before and after electrical stress.

Notably, the control shows relatively large variations in  $I_{on}$ , and  $V_{th}$  after 1000sec stress. These results imply that Capping Nitride poly-Si TFTs greatly reduced the device degradation under hot carrier stress, this is attributed to the fact that similarly high-k spacer structure can reduce horizontal electrical field [12] and then decrease the impact ionization rate. So, the Capping Nitride poly-Si TFTs have better reliability than the control samples.

## 2.5 Summary


We fabricated high performance TFTs with capping silicon nitride layer. The characteristic of proposed TFTs have great improvement, such as higher on-current, higher mobility, lower subthreshold swing, suppressing kink effect and GIDL effect and good reliability. The process of proposed TFTs is uncomplicated and no need of extra mask step. We believe that the proposed TFTs will be candidate in high performance TFTs application.




## Reference:

- [1] Y. Chen, J. Au, P. Kazlas, A. Ritenour, H. Gates, and J. Goodman, "Ultrathin, high-resolution, flexible electronic ink displays addressed by a-Si active-matrix TFT backplanes on stainless steel foil," in *IEDM Tech. Dig.*, 2002, pp. 389–392.
- [2] M. G. Kane, J. Campi, M. S. Hammond, F. P. Cuomo, B. Greening, C. D. Sheraw, J. A. Nichols, D. J. Gundlach, J. R. Huang, C. C. Kuo, L. Jia, H. Klauk, and T. N. Jackson, "Analog and digital circuits using organic thin-film transistors on polyester substrates," *IEEE Electron Device Lett.*, vol. 21, pp. 534–536, Nov. 2000.
- [3] J. Engel, J. Chen, C. Liu, B. R. Flachsbar, J. C. Selby, and M. A. Shannon, "Development of polyimide-based flexible tactile sensing skin," in *Proc. Mat. Res. Soc. Symp.*, vol. 736, 2003, pp. D.4.5.1–D4.5.6.
- [4] H. Gleskova, S. Wagner, W. Soboyejo, and Z. Suo, "Electrical response of amorphous silicon thin-film transistors under mechanical strain," *J. Appl. Phys.*, vol. 92, pp. 6224–6229, 2002.
- [5] S. Maikap, C.-Y. Yu, S.-R. Jan, M. H. Lee, and C. W. Liu, "Mechanically Strained Strained-Si NMOSFETs," *IEEE Electron Device Lett.*, vol. 25, no. 1 pp. 40–42, 2004.
- [6] Pai-hui Iris Hsu, M. Huang, H. Gleskova, Z. Xi, Z. Suo, S. Wagner, and James C. Sturm, "Effects of Mechanical Strain on TFTs on Spherical Domes" *IEEE Trans. Electron Devices*, vol. 51, no. 3, pp. 371–377, 2004
- [7] J. L. Hoyt, H. M. Nayfeh, S. Eguchi, I. Aberg, G. Xia, T. Drake, E. A. Fitzgerald, and D. A. Antoniadis, "Strained Si MOSFET technology," in *IEDM Tech. Dig.*, 2002, p. 23.
- [8] K. Rim, S. Narasimha, M. Longstreet, A. Mocuta, and J. Cai, "Low field mobility characteristics of sub-100 nm unstrained and strained Si MOSFETs," in *IEDM Tech. Dig.*, 2002, pp. 43–46.


- [9] C. H. Chen, T. L. Lee, T. H. Hou, C. L. Chen, C. C. Chen, J.W. Hsu, K. L. Cheng, Y. H. Chiu, H. J. Tao, Y. Jin, C. H. Diaz, S. C. Chen, and M. S. Liang, "Stress memorization technique (SMT) by selectively strained-nitride capping for sub-65 nm high-performance strained-Si device application," in *Symp. VLSI Tech. Dig.*, 2004, pp. 56–57.
- [10] S. Ito, H. Namba, K. Yamaguchi, T. Hirata, K. A. S. Koyama, S. Kuroki, N. Ikezawa, T. Saitoh, and T. Horiuchi, "Mechanical stress effect of etch-stop nitride and its impact on deep submicron transistor design," in *IEDM Tech. Dig.*, 2000, pp. 247–250.
- [11] Tsung Yi Lu and Tien Sheng Chao, "Mobility Enhancement in Local Strain Channel nMOSFETs by Stacked a-Si/Poly-Si Gate and Capping Nitride," *IEEE Electron Device Lett.*, vol. 26, no. 4 pp. 267–269, 2005.
- [12] Zhibin Xiong, Haitao Liu, Chunxiang Zhu and Johnny K. O. Sin, "Characteristics of High-k Spacer Offset-Gated Polysilicon TFTs," *IEEE Trans. Electron Devices*, vol. 51, no. 8, pp. 1304-1308, 2004




(a) Thermal oxidation grown by furnace




(b) Amorphous Si (a-Si) deposited by LPCVD




(c) Recrystallization of a-Si film into poly-Si channel by SPC, active region defined




(d) Deposition of TEOS gate oxide by LPCVD and poly-Si gate by LPCVD



(e) The gate electrode defined and self-align phosphorous ion implantation




(f) Dopant activation by excimer laser annealing



(g) Deposition of silicon nitride layer and passivation oxide by PECVD





(h) Contact holes opened and metal pads formation

Fig 2-1 Schematic diagram of fabrication process for Capping Nitride poly-Si TFTs

Table 2.1 Comparison of device characteristics of the Control and Capping Nitride poly-Si TFTs.

<b>Poly-Si TFTs</b>	<b>Control</b>	<b>Capping Nitride</b>
<b><math>V_{th}</math> (V)</b>	0.67	0.16
<b>S.S (V/dec.)</b>	1.25	0.98
<b><math>\mu_{Eff}</math> (cm<sup>2</sup>/V.s)</b>	23	32.5
<b><math>I_{on}</math> @ <math>V_G=20V</math></b>	$1.08*10^{-4}$	$1.60*10^{-4}$
<b><math>I_{off}</math> @ <math>V_G=-10V</math></b>	$1.61*10^{-9}$	$1.71*10^{-10}$
<b><math>R_s</math> (<math>\Omega</math>)</b>	$5.83*10^3$	$1.92*10^3$
<b><math>N_t</math> (cm<sup>-2</sup>)</b>	$8.32*10^{12}$	$3.89*10^{12}$




Fig. 2-2 Transfer characteristics of the Control and Capping Nitride poly-Si TFTs with  $V_{DS}=5\text{V}$




Fig. 2-3 Field-effect mobility of the Control and Capping Nitride poly-Si TFTs with  $V_{\text{DS}}=0.1\text{V}$






Fig. 2-4 Trap state density extraction of the Control and the Capping Nitride poly-Si TFTs



(a) Control poly-Si TFTs



(b) Capping Nitride poly-Si TFTs

Fig. 2-5 Source/drain series resistance extraction of (a) the Control and (b) the Capping Nitride poly-Si TFTs




Fig. 2-6 Mechanism of reduction of source/drain series resistance






Fig. 2-7 Output characteristic of the Control and the Capping Nitride poly-Si TFTs





(a) On-current degradation with stress time



(b) Threshold voltage degradation with stress time

Fig. 2-8 (a) on-current and (b) threshold voltage degradation as a function of stress time under hot-carrier stress

# Chapter 3

## Characteristic and Reliability of P-Channel Poly-Si TFTs with Multi-Channel Structure

### 3.1 Introduction

P-channel poly-Si TFTs have been used for many applications, such as low-power SRAMs [1], High-Resolution Active Matrix [2] and EEPROM's [3]. In circuit design, CMOS technique is a very important technique. Because it have many advantage such as low power consumption, fully restored logic and better reliability. We would like realized CMOS technique by using TFTs device. So P-Channel and N-Channel TFTs are needed for integrated CMOS circuit. We believed that Poly-Si TFTs technology is the most promising candidate for the ultimate goal of building fully integrated flat panel display system-on-glass. Moreover, the stability of p-channel polysilicon TFTs has not been investigated as much as n-channel polysilicon TFTs. So, we discussed characteristic and reliability of P-Channel poly-Si TFTs in this chapter.

It is well know that the characteristics of poly-Si TFTs are dominated by the large trap density in poly-Si film. When channel width scaled down, devices are reported to exhibit better performance such as lower threshold voltage and smaller trap density [4]-[6]. As a result, Poly-Si TFTs with narrow and multiple channels have been proposed to improve device performance [7][8]. Previous reports indicated that the existence regions near the poly-Si pattern edge where the grain boundary trap density is much smaller than elsewhere in the poly-Si film [4]. When channel width

decreasing the effect of poly-Si pattern edge dominates and causes an effective trap density decreasing. Moreover, Due to the formation of active region island the gate electrode layer that climbs across the channel may induce side channels in both sides of the channel region. When channel width scaled down these side-channels become comparable to the main channel, accordingly increasing the effective channel width. Additionally, in CMOS technology, tri-gate [9] structure has been reported to exhibit superior gate control over the channel than a conventional single-gate MOSFET. Thus, we incorporate multi-channel with different channel widths, and tri-gate structure to achieve the high-performance and high reliability poly-Si TFTs.

Previous reports have demonstrated that n-channel poly-Si TFTs with multi-channel structure can improve device performance [10] and also discussed reliability of n-channel poly-Si TFTs with multi-channel structure. In this chapter, we fabricated p-channel poly-Si TFTs with multi-channel structure. We will analyze and discuss both characteristic and reliability of the proposed poly-Si TFTs in this chapter.

## 3.2 Experiment

Figure 3-1 shows the process flow of the proposed poly-Si TFTs. First, 500-nm-thick thermal oxide was grown on the Si wafer by using a furnace system. All the experimental devices in this study were fabricated on thermally oxidized Si wafers. Then, 100-nm-thick amorphous silicon layers were deposited on the thermal oxide layer using a low-pressure chemical vapor deposition (LPCVD) system at 550°C. Then, amorphous silicon films were recrystallized by solid phase crystallization (SPC) method at 600°C for 24 hours in an N<sub>2</sub> ambient to form poly-Si films. Poly-Si films were patterned into active regions by transformer couple plasma (TCP) etching system using mixture gases of Cl<sub>2</sub> and HBr.

After RCA cleaning procedure, a 50-nm-thick TEOS oxide was deposited by

LPCVD with TEOS and O<sub>2</sub> gases at 695°C to form the gate insulator. A 150-nm-thick poly-Si was deposited to serve as the gate electrode by LPCVD at 595°C. Then, the poly-Si film was patterned and etched by TCP etching system to form the gate electrode and the gate oxide on source/drain was removed using dilute HF solution. The regions of source, drain, and gate were doped by a self-aligned BF<sub>2</sub> ion implantation at the dosage and energy of 5×10<sup>15</sup> ions/cm<sup>-2</sup> and 40keV, respectively. The dopant activation was performed by furnace system at 600°C for 8 hours, followed by a deposition of 400nm-thick passivation oxide using PECVD system at 350°C and the definition of contact holes. Finally, a 500-nm-thick Al was deposited by sputter and patterned for metal pads, and devices were passivated by NH<sub>3</sub> plasma treatment for 30 minutes at 300°C.

Figure 3-2 presents the cross-section of the conventional and multi-channel poly-Si TFTs, which is parallel to the direction of the source and drain electrode. Figure 3-3 depicts the cross-section perpendicular to the direction of the source and drain electrode. In next section, we will discuss the transfer characteristics of the conventional and proposed TFTs with single, 4, 8, 20, and 40 stripes of the same total channel width. The top view of proposed TFTs with different channel strips as shown in Fig. 3-4. The detailed data of these structures were summarized in Table 3-1.

### 3.3 Results and Discussion

#### 3.3.1 Characteristics of P-Channel Poly-Si TFTs with Multiple Channels

Figure 3-5 shows the transfer characteristics ( $I_{DS}$ - $V_{GS}$ ) for the conventional and proposed TFTs with different stripes of channel. Table 3-2 summarizes the measured and extracted parameters from the devices. The threshold voltage, subthreshold swing, on-state current ( $V_{GS}=-25V$ ) and the off-state current ( $V_{GS}=0V$ ) were measured at

$V_{DS}=-5V$ . It is obvious that the electrical characteristics of the poly-Si TFTs with multiple channels are significantly improved. In this figure, we can see that on-state current increases with channel stripes increasing. This is due to side wall effect and the better gate control capability in the multi-channel structure TFTs. The side wall effect means that we gain extra channel width in multi-channel structure TFTs as shown in Fig. 3-3 and then the better gate control capability is due to the poly-gate climb across channel region to form the tri-gate structure in multi-channel TFTs. Threshold voltage and subthreshold swing decreased with the stripes of channel increased is also due to the better gate capability in multi-channel TFTs.

Fig. 3-6 shows the field effect mobility of P-type multi-channel poly-Si TFTs with different stripes of channel. It can be seen that the field effect mobility increases when stripes of channel increases. Because we extracted field effect mobility from transfer characteristics at  $V_{DS}=0.1$ , the enhancement of mobility can be also explained to the side wall effect and the better gate control capability in the multi-channel structure TFTs. Fig. 3-7 shows the distribution of threshold voltage and field effect mobility of the proposed multi-channel poly-Si TFTs with different stripes of channel. The vertical bars indicate the minimum and maximum value of the devices characteristics and the squares are the average values. In this figure, we can clear see the threshold voltage decreased when stripes of channel increased and the mobility increased as stripes of channel increased. In this figure, we also found that we gained better uniformity in proposed poly-Si TFTs due to better gate control capability.

It has been reported that the grain boundary trap state density in the channel regions near the pattern edge is much lower than elsewhere in the poly-Si channel [6]. In order to verify if the trap state density reduced or not, the effective trap state density ( $N_t$ ) was calculated. Figure 3-8 shows the effective trap state density

extraction of the poly-Si TFTs with various stripes of channel. This figure shows the plot of  $\ln[I_{DS}/(V_{GS}-V_{fb})]$  versus  $1/(V_{GS}-V_{fb})^2$  and we fitted line for each different stripes. We can see that the slop decreased with the stripes of channel increased and then we utilized this slop to calculated effective trap state density. The effective trap state density for S1, M4, M8, M20, and M40 are  $6.42 \times 10^{12} \text{cm}^{-2}$ ,  $6.28 \times 10^{12} \text{cm}^{-2}$ ,  $6.18 \times 10^{12} \text{cm}^{-2}$ ,  $5.46 \times 10^{12} \text{cm}^{-2}$ , and  $4.87 \times 10^{12}$ , respectively. This is because the better gate control capability causes the lower potential barrier locating at the grain boundary and easy to passivate trap state in the grain boundary when we done plasma treatment. Fig. 3-9 shows the plot of trap state density versus different strips of channel. We can see that trap state density decreases with channel stripes increasing obviously. However, from Fig. 3-10, we can see that the increase ratios of the on-state current for M4, M8, M20, and M40 are 2.17%, 4.62%, 17.1% and 35.3%, respectively, and they are much larger than the increase ratio of the effective channel width. Therefore, we demonstrated the channel sidewall effect was not the only factor to improve the electrical characteristics of multiple channel poly-Si TFTs. The better gate control capability is another factor to improve the on-current and field effect mobility because there are many corner in the multiple channel structure, the corner's electrostatic focusing is very strong and caused high carrier concentration in the channel region.

Figure 3-11 shows the output characteristics of the conventional and proposed poly-Si TFTs with different stripes of channel under  $V_G - V_{th} = -1; -2; -3V$ . It can be seen that the floating body effect was suppressed with the increase of the stripes of poly-Si channels. The better gate control ability, the larger depletion region existed in the channel, and therefore the fewer electrons accumulated within the channel region. So, it can be concluded that the floating body effect suppression was attributed to the improvement of gate control capability.

### 3.3.2 Reliability of P-Channel poly-Si TFTs with multiple channels

Finally, the reliability issue of the conventional and the proposed poly-Si TFTs with single, 2, 4, 10, and 20 stripes of the same total channel width were discussed. The hot-carrier stress test was performed at  $V_{D, \text{stress}} = -15\text{V}$ ,  $V_{G, \text{stress}} = -15\text{V}$ , and source electrode grounded for 500sec to investigate the device reliability. Figure 3-12 shows the variations of the on-state current ( $I_{\text{on}}$ ) and threshold voltage ( $V_{\text{th}}$ ) over hot carrier stress time. The variations of  $I_{\text{on}}$  and  $V_{\text{th}}$ , were defined as  $(I_{\text{on, stressed}} - I_{\text{on, initial}})/I_{\text{on, initial}} \times 100\%$  and  $(V_{\text{th, stressed}} - V_{\text{th, initial}})/V_{\text{th, initial}} \times 100\%$ , respectively, where  $I_{\text{on, stressed}}$ ,  $V_{\text{th, stressed}}$ ,  $I_{\text{on, initial}}$ , and  $V_{\text{th, initial}}$ , represent the measured values before and after electrical stress. In this figure, we can see that the degradation rate of the on-state current and threshold voltage improved with the increase of the stripes of poly-Si channel. This is due to better gate control capability in multiple channel structure. The depletion region in channel region becomes large so that fewer electron accumulation in the channel region. The floating body effect and effect of parasitic bipolar junction transistor will be suppressed. So, the reliability of multiple channel poly-Si TFTs were improved.

### 3.4 Summary

The effects of the numbers of the channel strips in P-type multi-channel TFTs on the performance and reliability have been investigated. As the stripes increased, the electrical characteristics and reliability of devices were improved significantly due to the enhancement of gate control capability. The n-type multi-channel TFTs have been investigated in previous reports. So, we might integrate n-type and p-type multi-channel TFTs to CMOS application. Furthermore, using CMOS technique applies to 3-D circuit applications.

## Reference:

- [1] H. Kuriyama, Y. Ishigaki, Y. Fujii, S. Maegawa, S. Maeda, S. Miyamoto, K. Tsutsumi, and H. Miyoshi, "A C-Switch Cell for Low-Voltage Operation and High-Density SRAMs," in *IEDM Tech. Dig.*, pp. 279-282, 1996.
- [2] A. Mimura, J. I. Ohwada, Y. Hosokawa, T. Suzuki, H. Kawakami, and K. Miyata, "A High-Resolution Active Matrix Using p-Channel SO1 TFT's," *IEEE Trans. Electron Devices*, vol. 35, no. 4, pp. 418-425, 1988.
- [3] Nae-In Lee, Jin-Woo Lee, Hyoung-Sub Kim, and Chul-Hi Han, "High-Performance EEPROM's Using N- and P-Channel Polysilicon Thin-Film Transistors with Electron Cyclotron Resonance N O-Plasma Oxide" *IEEE Electron Device Lett.*, Vol. 20, no. 1, pp. 15-17, 1999.
- [4] N. Yamauchi, J-J. J. Hajjar, Rafael Reif, Kenji Nakazawa, and Keiji Tanaka, "Characteristics of narrow-channel polysilicon thin-film transistors," *IEEE Trans. Electron Devices*, vol. 38, no. 11, pp. 1967-1968, 1991.
- [5] D. N. Yaung, Y. K. Fang, K. C. Hwang, K. Y. Lee, K. H. Wu, J. J. Ho, C. Y. Chen, Y. J. Wang, M. S. Liang, J. Y. Lee, and S. G. Wu, "Narrow width effects of bottom-gate polysilicon thin film transistors," *IEEE Electron Device Lett.*, vol. 19, pp. 429-431, 1988.
- [6] H. W. Zan, T. C. Chang, P. S. Shih, D. Z. Peng, T. Y. Huang, and C. Y. Chang, "Analysis of Narrow Width Effects in polycrystalline Silicon Thin Film Transistors," *Jpn. J. Appl. Phys.*, vol. 42, part 1, no. 1, pp. 28-32, 2003.
- [7] T. Unagami, "High-voltage poly-Si TFT's with multichannel structure," *IEEE Trans. Electron Devices*, vol. 35, no. 12, pp. 2363-2367, 1991.
- [8] T. Takeshita, T. Unagami, and O. Kogure, "Study on narrow-strip polycrystalline silicon thin film transistors," *J. Appl. Phys.*, vol. 77, no. 10, pp. 1937-1941, 1988.
- [9] B. S. Doyle, S. Datta, M. Doczy, S. Harelund, B. Jin, J. Kavalieros, T. Linton, A.



Murthy, R. Rios, and R. Chau, "High Performance Fully-Depleted Tri-Gate CMOS Transistors," *IEEE Electron Device Lett.*, vol. 24, no. 4, PP. 263-265, 2003.

- [10] Y. C. Wu, T. C. Chang, P. T. Liu, C. S. Chen, C. H. Tu, H. W. Zan, Y. H. Tai, and C. Y. Chang, "Effects of Channel Width on Electrical Characteristics of Polysilicon TFTs With Multiple Nanowire Channels," *IEEE Trans. Electron Devices*, vol. 52, no. 10, pp. 2343-2346, 2005.




- 
- **Wet oxide 5000 Å**  
by furnace
  - **a-Si channel 1000 Å**  
by LPCVD
  - **Poly-Si channel formation**  
by SPC
  - **Gate oxide 500 Å**  
by LPCVD
  - **Poly Gate 1500 Å**  
by LPCVD
  - **S/D formation**  
by ion implantation
  - **Passivation**  
by PECVD
  - **Metal pad**

Fig. 3-1 Process flow of the conventional and multi-channel poly-Si TFTs.




Fig. 3-2 Cross-section of the conventional and multi-channel poly-Si TFTs is parallel to the direction of the source and drain electrode.








Fig. 3-3 Cross-section of the conventional and multi-channel poly-Si TFTs is perpendicular to the direction of the source and drain electrode.




(a) Conventional TFT with single channel (S1)




(b) Multi-channel TFT with 4 stripes (M4)



(c) Multi-channel TFT with 8 stripes (M8)



(d) Multi-channel with 20 stripes (M20)



(e) Multi-channel with 40 stripes (M40)

Fig. 3-4 Top view of the conventional and multi-channel poly-Si TFTs in (a), (b), (c), and (d). (The effective channel width  $W_{\text{eff}} = 40 \mu\text{m}$  ; channel length  $L = 2 \mu\text{m}$ .)

Table 3-1 Summary of the dimensions of S1, M4, M8, M20 and M40 TFTs. All devices have the same active channel thickness 100nm, gate TEOS-oxide thickness 50nm, and total channel width 40 $\mu$ m

	<b>S1</b>	<b>M4</b>	<b>M8</b>	<b>M20</b>	<b>M40</b>
<b>Gate length (<math>\mu</math>m)</b>	2	2	2	2	2
<b>Channel number</b>	1	4	8	20	40
<b>Each channel width (<math>\mu</math>m)</b>	40	10	5	2	1

Table 3-2 Summary of device parameters of the conventional and the proposed p-channel multi-channel poly-Si TFTs (W/L = 40 $\mu$ m/2 $\mu$ m) with different stripes of channel.

	<b>S1</b>	<b>M4</b>	<b>M8</b>	<b>M20</b>	<b>M40</b>
<b>V<sub>th</sub>(V)</b>	-11.5	-11.0	-10.5	-9.7	-8.9
<b>S.S(V/dec.)</b>	1.287	1.276	1.204	1.123	1.143
<b><math>\mu_{eff}</math>(cm<sup>2</sup>/V.s)</b>	14.1	14.5	15.0	16.3	18.6
<b>I<sub>on</sub>@ V<sub>G</sub>=25V(A)</b>	8.95*10 <sup>-4</sup>	9.14*10 <sup>-4</sup>	9.36*10 <sup>-4</sup>	1.05*10 <sup>-3</sup>	1.21*10 <sup>-3</sup>
<b>I<sub>off</sub>@ V<sub>G</sub>=0V(A)</b>	6.67*10 <sup>-9</sup>	7.65*10 <sup>-9</sup>	1.04*10 <sup>-8</sup>	1.10*10 <sup>-8</sup>	1.37*10 <sup>-8</sup>
<b>ON/OFF Ratio</b>	1.34*10 <sup>5</sup>	1.20*10 <sup>5</sup>	0.9*10 <sup>5</sup>	0.96*10 <sup>5</sup>	0.88*10 <sup>5</sup>
<b>Nt (cm<sup>-2</sup>)</b>	6.42*10 <sup>12</sup>	6.28*10 <sup>12</sup>	6.18*10 <sup>12</sup>	5.46*10 <sup>12</sup>	4.87*10 <sup>12</sup>




Fig. 3-5 Transfer characteristics of the conventional and the proposed p-channel multi-channel poly-Si TFTs with different stripes of channel.






Fig. 3-6 Field effect mobility of the conventional and the proposed p-channel multi-channel poly-Si TFTs with different stripes of channel.





(a) Threshold voltage distribution



(b) Field effect mobility distribution

Fig. 3-7 Distribution of (a) Threshold voltage and (b) Field effect mobility of the proposed p-channel multi-channel poly-Si TFTs with different stripes of channel. The vertical bars indicate the minimum and maximum value of the devices characteristics and the squares are the average values




Fig. 3-8 Trap state density extraction of the conventional and the proposed p-channel multi-channel poly-Si TFTs with different stripes of channel.




Fig. 3-9 Trap state density of the proposed p-channel multi-channel poly-Si TFTs with different stripes of channel.




Fig. 3-10 Increasing ratio of the effective channel width and the on-state current as a function of number of channel stripes.






Fig. 3-11 Output characteristics of the conventional and the proposed p-channel poly-Si TFTs with different stripes of channel. ( $V_G - V_{th} = 1; 2; 3V$ )



(a) On-state current degradation with stress time



(b) Threshold voltage degradation with stress time

Fig. 3-12 (a) on-current, and (b) threshold voltage degradation as a function of stress time under hot-carrier stress.

# Chapter 4

## Investigated the lifetime of low temperature poly-Si TFTs with different dimension of channel

### 4.1 Introduction

Poly-Si TFTs have received much attention in recent years because of their applications, such as active matrix liquid crystal displays (AMLCDs) [1], active matrix organic light emitting displays (AMOLEDs) [2], high density static random access memories (SRAMs) [3], electrical erasable programming read only memories (EEPROM) [4] and candidate for 3-dimension ICs' applications [5]. Although, it has many studies to improve performance of poly-Si TFTs. However, the lifetime issues of poly-Si TFTs are not well studied. Because body contact is a lack of poly-Si TFTs, the floating body effect will influence the reliability of device. To date, there still does not exist a clear consensus on the hot-carrier effect of these devices compared to bulk. For this reason, we are interested in studying the lifetime of poly-Si TFTs.

The investigated lifetime issue in MOSFET has been well-studied. For MOSFET, drain-avalanche-hot-carrier (DAHC) injection, based on impact ionization near the drain, causes the severest damage on the device's characteristics. The device's degradation depends on the trap states generation, which is also proportional to the substrate current ( $I_{sub}$ ) [6]. Therefore, DAHC-induced  $I_{sub}$  is used to monitor the device degradation and to predict the device lifetime. Under the severest DAHC stress, the empirical model for the lifetime prediction has been reported. It showed a single slope lifetime projection.

Due to the lack of body terminal in poly-Si TFT, holes generated during impact ionization will be recombined with electron as they flow to the channel, or they will accumulate in the substrate near the source. The injection of holes into the body will lowers the potential barriers between the source and the channel. When the voltage drop across the body-source junction is large enough, the parasitic bipolar transistors (PBT) will be turned on. The action of PBT will enhance the on-current and then increase the device degradation rate [7]. Therefore, PBT should be considered as predicting the lifetime of poly-Si TFTs. In this chapter, we used the conventional empirical extrapolating method of MOSFETs to predict the lifetime of poly-Si TFTs. However, there was apparent dual slop lifetime versus the reciprocal drain voltage behavior in wide range drain stress voltages ( $V_{DS}$ ). Typically, extrapolation of the lifetime to low drain voltages can be made from results obtained by stressing at large drain voltages. So, it will make wrong lifetime extraction in poly-Si TFTs. We also investigated influence of channel dimension about lifetime in poly-Si TFTs. It showed different phenomena in short and long channel device due to PBT effect. We will discuss this in detail in a later section.


## 4.2 Experiment

Figure 4-1 and 4-2 show the process flow and cross-sectional view of the investigated poly-Si TFT. First, 500-nm-thick thermal oxide was grown on the Si wafer by using a furnace system. All the experimental devices in this study were fabricated on thermally oxidized Si wafers. Then, 100-nm-thick amorphous silicon layers were deposited on the thermal oxide layer using a low-pressure chemical vapor deposition (LPCVD) system at 550°C. Then, amorphous silicon films were recrystallized by solid phase crystallization (SPC) method at 600°C for 24 hours in an  $N_2$  ambient to form poly-Si films. Poly-Si films were patterned into active regions by



transformer couple plasma (TCP) etching system using mixture gases of Cl<sub>2</sub> and HBr.

After RCA cleaning procedure, a 50-nm-thick TEOS oxide was deposited by LPCVD with TEOS and O<sub>2</sub> gases at 695°C to form the gate insulator. A 150-nm-thick poly-Si was deposited to serve as the gate electrode by LPCVD at 595°C. Then, the poly-Si film was patterned and etched by TCP etching system to form the gate electrode and the gate oxide on source/drain was removed using dilute HF solution. The regions of source, drain, and gate were doped by a self-aligned phosphorous ion implantation at the dosage and energy of 5×10<sup>15</sup> ions/cm<sup>-2</sup> and 30keV, respectively. The dopant activation was performed by rapid thermal annealing (RTA) system at 700°C for 30sec, followed by a deposition of 400nm-thick passivation oxide using PECVD system at 350°C and the definition of contact holes. Finally, a 500-nm-thick Al was deposited by sputter and patterned for metal pads, and devices were passivated by NH<sub>3</sub> plasma treatment for 1 hour at 300°C. The transfer characteristics of the poly-Si TFT is shown in Fig. 4-3.



### 4.3 Result and Discussion

Impact ionization near the drain is a main mechanism to cause substantial trap states at the interface for MOSFETs under a hot carrier stress. From the empirical model, the I<sub>on</sub> degradation can be expressed as

$$\Delta I_{on} / I_{on0} = A \times t^n \text{ ----- (Eq. 4.1)}$$

The magnitude of degradation, A, which has physical meaning as the number of excess carrier generated by impact ionization, has been known to have the V<sub>DS</sub> dependency:

$$A \propto \exp(-a/V_{DS}) \text{ ----- (Eq. 4.2)}$$

where *a* is a constant. On the other hand, the peak substrate current (I<sub>sub</sub>) and the

increase of trap states, which are also proportional to the number of electron-hole pairs generated by impact ionization, can be also expressed in the same dependency [8][9].

$$N_{it} \propto I_{sub} \propto \alpha \propto \exp(-c/E) \propto \exp(-c/V_{DS}) \propto A^{c/a} \text{ ----- (Eq. 4.3)}$$

where  $\alpha$  is the impact ionization factor,  $c$  is a constant, and  $E$  is the local electric field near the drain. Using (Eq. 4.2), (Eq. 4.3), and (Eq. 4.4), the lifetime ( $\tau$ ) of the MOSFET under a certain criterion can be expressed as:

$$\tau \propto \exp(b/V_{DS}) \text{ ----- (Eq. 4.4)}$$

where  $b$  is also a constant. In equation 4-4, we can see that the lifetime proportional to the reciprocal drain voltage at log-scale and only single lifetime projection in this conventional empirical model. In this chapter, we will use this conventional empirical model to investigate the lifetime of poly-Si TFTs.

First, we define the worst case of hot carrier stress of poly-Si TFTs. It has been demonstrated that the worst-case hot carrier degradation for MOSFET is known to be under  $V_G=1/2 V_D$  [10]. However, due to the PBT action, the worst-case degradation for SOI-MOSFETs is  $V_G \approx V_{th}$  [11]. However, the worst-case hot carrier degradation for poly-Si TFTs have not been investigated well and few reports emphasized the relationship between the worst-case hot carrier degradation and the channel dimension. Fig. 4-4 shows the on-current degradation under stress conditions of  $V_G=1/2V_D$  and  $V_G=V_{th}$  at  $V_{DS}=16V$  for different channel geometry. Fig. 4-4(a) shows the on-current degradation rate of the channel length  $L=10\mu m$  and the channel width  $W=10\mu m$ . In this channel geometry, we found that the  $V_G=1/2V_D$  cause severest damage of poly-Si TFTs. Fig.4-4(b) shows the on-current degradation rate of the channel length  $L=2\mu m$  and the channel width  $W=10\mu m$ . In this channel geometry, we found that the  $V_G=V_{th}$  cause severest damage of poly-Si TFTs. Fig.4-4(c) shows the on-current degradation

rate of the channel length  $L=2\mu\text{m}$  and the channel width  $W=2\mu\text{m}$ . In this channel geometry, we found that the  $V_G=V_{th}$  also cause severest damage of poly-Si TFTs. We make a conclusion that the worst-case hot carrier degradation for poly-Si TFTs relate to the channel length significantly. In short channel device, the worst-case condition is  $V_G=V_{th}$ . However, the worst-case condition is  $V_G=1/2 V_D$  in long channel device.

Following, the DC stress  $V_G=V_{th}$ , wide drain voltage and source grounded was performed for 1000sec with different channel geometry. Fig. 4-5 shows the lifetime extraction of poly-Si TFTs with channel length of  $10\mu\text{m}$  and channel width of  $10\mu\text{m}$ . The on-current variation is a function of stress time with various  $V_{DS}$  as shown in Fig. 4-5(a). As can be seen, the slope  $n$ , in log-log plot depends on the  $V_{DS}$  strongly. Obviously, two sets of slopes can be observed. The slopes for high  $V_{DS}$  stress conditions are higher than the low  $V_{DS}$  stress conditions'. Fig. 4-5(b) presents the lifetime ( $\tau$ ) as function of the reciprocal  $V_{DS}$ . The lifetime is defined as the time taken for 10%  $I_{on}$  degradation. We found the dual slopes lifetime projection in wide drain voltage. The slopes for high drain voltage region are lower than the low drain voltage region's. This indicated that high drain voltage region cause severest damage of poly-Si TFTs. This phenomenon will be discussed later. Fig. 4-6 shows the lifetime extraction of poly-Si TFTs with channel length of  $2\mu\text{m}$  and channel width of  $10\mu\text{m}$ . The on-current variation is a function of stress time with various  $V_{DS}$  as shown in Fig. 4-6(a). It also can be found that the slope  $n$  depends on the  $V_{DS}$  and two sets of slopes appeared in this figure. The slopes for low  $V_{DS}$  stress conditions are higher than the high  $V_{DS}$  stress conditions'. A similar tendency has been investigated in SOI MOSFETs [12][13]. Fig. 4-6(b) presents the lifetime ( $\tau$ ) as function of the reciprocal  $V_{DS}$ . We can see the dual slopes lifetime projection in wide drain voltage. The slopes for low drain voltage region are lower than the high drain voltage region's. This illustrated that low drain voltage region cause severest damage of poly-Si TFTs. We

are also interested in the lifetime issues of different channel width. Fig. 4-7 shows the lifetime extraction of poly-Si TFTs with channel length of  $2\mu\text{m}$  and channel width of  $2\mu\text{m}$ . Fig 4-7(a) shows the on-current variation as a function of stress time with various  $V_{\text{DS}}$ . Fig. 4-7(b) presents the lifetime ( $\tau$ ) as function of the reciprocal  $V_{\text{DS}}$ . It is obviously that Fig. 4-6 and Fig. 4-7 have the same tendency. We deduced that the lifetime issue greatly depends on channel length. We explained these phenomenons of above as following.

So, when predicting the lifetime of poly-Si TFTs, the PBT phenomenon must be considered. Figure 4-8 shows the current generation in the poly-Si TFTs with a floating body. In this figure, the intrinsic drain current ( $I_{\text{D}}$ ) induces a hole current ( $I_{\text{sub}}$ ) due to impact ionization near the drain side, and the  $I_{\text{sub}}$ , which flows to the source induces a bipolar electron current ( $I_{\text{e}}$ ), can be expressed as:

$$I_{\text{sub}} = (M - 1)I_{\text{D}} \text{----- (Eq. 4.5)}$$

The bipolar electron current ( $I_{\text{e}}$ ) can be expressed as:

$$I_{\text{e}} = (\beta + 1)I_{\text{sub}} = (\beta + 1)(M - 1)I_{\text{D}} \text{----- (Eq. 4.6)}$$

where  $\beta$  is the bipolar current gain, and  $M$  is the impact-ionization multiplication factor, which can be expressed as:

$$(M - 1) = \int \alpha dy \text{----- (Eq. 4.7)}$$

Then,  $I_{\text{e}}$  which injects into the channel will enlarge  $I_{\text{D}}$ , and enhance impact ionization near the drain to generate higher  $I_{\text{sub}}$ .

$$I'_{\text{D}} = I_{\text{D}} + I_{\text{e}} = [1 + (\beta + 1)(M - 1)]I_{\text{D}} \text{----- (Eq. 4.8)}$$

$$I'_{\text{sub}} = [(M - 1) + (\beta + 1)(M - 1)^2] I_{\text{D}} \text{----- (Eq. 4.9)}$$

Therefore, using (Eq. 4.6), (Eq. 4.7), (Eq. 4.9), and (Eq. 4.10), a general form of  $I_{\text{sub}}$  is derived and expressed as

$$I_{sub} = (M - 1) \left\{ \frac{[(\beta + 1)^n (M - 1)^n - 1]}{[(\beta + 1) (M - 1) - 1]} \right\} I_D \approx (\beta + 1)^{n-1} (M - 1)^n I_D \quad \text{----- (Eq. 4.10)}$$

Where  $n$  is a positive integer. From (Eq. 4.4) and (Eq. 4.5), it is demonstrated that  $\tau$  is proportional to the reciprocal  $I_{sub}$ . So, it can be expressed as:

$$\tau \propto 1/(\beta + 1)^{A_0} (M - 1)^{B_0} \quad \text{----- (Eq. 4.11)}$$

where  $A_0$  and  $B_0$  are constant. As can be seen, this form shows the lifetime prediction including both impact ionization and PBT effects.

Moreover, it has been investigated by using simulation method that  $\beta$  varies with  $V_{DS}$  [14]. The  $\beta$  decreases dramatically with increasing  $V_{DS}$  [14]. This can be explained by the high current injection [14][15]. Therefore, under high  $V_D$  stress condition,  $(M-1)$  is large and  $\beta$  is small, which can be neglected. Then,  $\tau \propto 1/(M - 1)^{B_0}$ , which means that the impact ionization is almost the only factor to degradation device. However, under low  $V_D$  stress condition,  $\beta$  is large. In this condition, the PBT action must be considered. So, we can see that low drain voltage region cause severest damage of poly-Si TFTs for short channel device as shown in Fig. 4-6 and Fig. 4-7. However, it has opposite tendency in long channel device as shown in Fig. 4-5. We illustrated that as following. Impact ionization occurs near the drain side and electron flows into drain electrode. However, hole flows to bottom of channel and source side due to vertical electric field and lateral electric field, respectively. Recombination mechanism will occurs when hole flows in the channel. Then, the hole that flows to the source side decreases due to moving in the long channel. However, a small number of the hole near the source side can't raise potential enough to turn on the parasitic BJT. As this condition, the increasing of lateral electric field will make the number of the hole that flows to the source side increasing. The parasitic BJT will be turned on as drain voltage increasing. So, Fig.

4-5 shows that high drain voltage region cause severest damage of poly-Si TFTs. This is also due to parasitic BJT effect.

#### 4.4 Summary

The Lifetime issue of poly-Si TFTs with different channel geometry has been investigated. The worst-case of stress conditions is under  $V_G \approx V_{th}$  not  $V_G = 1/2 V_D$  in short channel poly-Si TFTs. Moreover,  $I_{on}$  degradation under both high and low  $V_D$  of stress conditions has different phenomena. This is due to not only impact ionization but also parasitic bipolar junction transistor effect to degradation poly-Si TFTs. Then, it is found that lifetime extraction of poly-Si TFTs is not the same with that of MOSFETs. There are dual slopes lifetime projections in wide drain voltage. We can't use the high drain voltage to accelerate degradation of poly-Si TFTs as before because this method will extract wrong lifetime.



## References:

- [1] Y. Oana, "Current and future technology of low-temperature poly-Si TFT-LCDs," *Journal of the SID*, vol. 9, pp. 169-172, 2001.
- [2] Mark Stewart, Robert S. Howell, Leo Pires, Miltiadis K. Hatalis, Webster Howard, and Olivier Prache, "Polysilicon VGA active matrix OLED displays – technology and performance", in *IEDM tech, Dig.*, 1998, pp. 871-874
- [3] S. Batra, "Development of drain-offset (DO) TFT technology for high density SRAM's," Extended Abstracts, vol. 94-2, in *Electrochemical Soc. Fall Mtg., Miami Beach, FL*, Oct. pp. 677, 1994.
- [4] N. D. Young, G. Harkin, R. M. Bunn, D. J. McCulloch, and I. D. French, "The fabrication and characterization of EEPROM arrays on glass using a low temperature poly-Si TFT process," *IEEE Trans. Electron Devices*, vol. 43, pp. 1930-1936, 1996.
- [5] K. Banerjee, S. J. Souri, P. Kapur, and K. C. Saraswat, "3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and system-on-chip integration," *Proceedings of the IEEE*, vol. 89, pp. 602-633, 2001.
- [6] C. M. Hu, S. C. Tam, F. C. Hsu, P. K. Ko, T. Y. Chan, and K. W. Terrill, "Hot electron induced MOSFET degradation—model, monitor, and improvement," *IEEE Trans. Electron Devices*, vol. 32, no. 2, pp. 375-385, 1985.
- [7] G. A. Armstrong, S. D. Brotherton, and J. R. Ayres, "A comparison of the kink effect in polysilicon thin film transistors and silicon on insulator transistors," *Solid State Electronics*, vol. 39, no. 9, pp. 1337-1346, Sept. 1996.
- [8] T. Y. Chan, P. K. Ko, and C. Hu, "A simple method to characterize substrate current in MOSFET's," *IEEE Electron Device Lett.*, vol. 5, no. 12, pp. 505-507, 1984.

- [9] E. Takeda, H. Kume, T. Toyade, and S. Asai, "Submicrometer MOSFET structure for minimizing hot-carrier generation," *IEEE Trans. Electron Devices*, vol. 29, no. 4, pp. 611-617, 1982.
- [10] P. H. Worelee, C. Juffermans, H. Lifka, W. Manders, F. M. Oude Lansink, G. M. Paulzen, P. Sheridan, and A. Walker, "A half-micron CMOS technology using ultra-thin silicon on insulator," in *IEDM Tech. Dig.*, pp. 583-586, 1990.
- [11] L. T. Su, H. Fang, J. E. Chung, and D. A. Antoniadis, "Hot-carrier effects in fully-depleted SOI nMOSFETs," in *IEDM Tech. Dig.*, pp. 349-352, 1992.
- [12] J. W. Ratkovic, W. M. Huang, B. Y. Hwang, M. Racanelli, J. Forestner, and J. Woo, "Novel device lifetime behavior and hot-carrier degradation mechanisms under  $V_{GS} \approx V_{TH}$  stress for thin-film SOI nMOSFETs," in *IEDM Tech. Dig.*, pp. 639-642, 1995.
- [13] J. W. Ratkovic, W. M. Huang, B. Y. Hwang, M. Racanelli, J. Forestner, and J. Woo, "Lifetime reliability of thin-film SOI nMOSFET's," *IEEE Electron Device Lett.*, vol. 16, no. 9, pp. 387-389, Sept. 2001.
- [14] M. Valdinoci, L. Colalongo, G. Baccarani, G. Fortunato, A. Pecora, and I. Policicchio, "Floating body effects in polysilicon thin-film transistors," *IEEE Trans. Electron Devices*, vol. 44, no. 12, pp. 2234-2241, Dec. 1997.
- [15] C. T. Nguyen, E. P. V. Ploeg, S. C. Kuehne, J. D. Plummer, S. S. Wong, and P. Renteln, "Measurement of substrate current in SOI MOSFET's," *IEEE Electron Device Lett.*, vol. 15, no. 4, pp. 132-134, Apr. 1994.



- Wet oxide 5000Å by furnace
- a-Si channel 1000 Å by LPCVD
- Poly-Si channel formation by SPC
- Gate oxide 500Å by PECVD
- Poly Gate 1500Å by LPCVD
- S/D formation by ion implantation
- Passivation by PECVD
- Metal pad

Fig. 4-1 Process flow of the conventional poly-Si TFTs.




Fig. 4-2 Cross-section of the conventional poly-Si TFTs.







Fig. 4-3 Transfer characteristics of the conventional poly-Si TFTs



(a) channel length  $L=10\mu\text{m}$  ; channel width  $W=10\mu\text{m}$





(b) channel length  $L=2\mu\text{m}$  ; channel width  $W=10\mu\text{m}$




(c) channel length  $L=2\mu\text{m}$  ; channel width  $W=2\mu\text{m}$

Fig. 4-4 On-current degradation under stress conditions of  $V_G=1/2V_D$  and  $V_G=V_{th}$  at  $V_{DS}=16\text{V}$  for different channel geometry






(a) On-current degradation as a function of stress time with stress drain voltage ( $V_{DS}$ ) as a parameter




(b) Lifetime as function of the reciprocal drain voltage stress for poly-Si TFTs stressed as  $V_{GS} = V_{th}$  with  $V_{DS}$  of wide range

Fig. 4-5 Lifetime extraction of poly-Si TFTs with channel length of  $10\mu m$  and channel width of  $10\mu m$




(a) On-current degradation as a function of stress time with stress drain voltage ( $V_{DS}$ ) as a parameter




(b) Lifetime as function of the reciprocal drain voltage stress for poly-Si TFTs stressed as  $V_{GS}=V_{th}$  with  $V_{DS}$  of wide range

Fig. 4-6 Lifetime extraction of poly-Si TFTs with channel length of  $2\mu\text{m}$  and channel width of  $10\mu\text{m}$



(a) On-current degradation as a function of stress time with stress drain voltage ( $V_{DS}$ ) as a parameter



(b) Lifetime as function of the reciprocal drain voltage stress for poly-Si TFTs stressed as  $V_{GS}=V_{th}$  with  $V_{DS}$  of wide range

Fig. 4-7 Lifetime extraction of poly-Si TFTs with channel length of  $2\mu m$  and channel width of  $2\mu m$




Fig. 4-8 Schematical plot of the occurrence of impact ionization and bipolar multiplication in the poly-Si TFTs.



# Chapter 5


## Conclusions

This thesis includes three topics. First, we fabricated high performance TFTs with capping silicon nitride layer. The characteristic of proposed TFTs have great improvement, such as higher on-current, higher mobility, lower subthreshold swing, suppressing kink effect and GIDL effect and good reliability. The improvement of performance is due to two reasons. First, nitride capping layer has tensile strain and further forming compressively strained polysilicon gate electrode and then give a tensile stress on the channel. Second, similar high-k spacer induced source/drain electron easy when device operated. It causes reducing of source/drain series resistance. The improvement of reliability is due to the fact that similar high-k spacer reduced lateral electric field. So, the kink effect and the reliability were improved. The process of proposed TFTs is uncomplicated and no need of extra mask step. We believe that the proposed TFTs will be candidate in high performance TFTs application.

Then, the effects of the numbers of the channel strips in P-type multi-channel TFTs on the performance and reliability have been investigated. As the stripes increased, the electrical characteristics of devices were improved significantly due to the effective width increasing and the enhancement of gate control capability. Then, the reliability was improved with stripes of channel due to tri-gate structure induced large depletion region in the channel so that fewer electron accumulation in the channel region. The floating body effect and effect of parasitic bipolar junction

transistor will be suppressed. So, the reliability of multiple channel poly-Si TFTs were improved. The n-type multi-channel TFTs have been investigated in previous reports. So, we might integrate n-type and p-type multi-channel TFTs to CMOS application. Furthermore, using CMOS technique applies to 3-D circuit applications.

Finally, The Lifetime issue of poly-Si TFTs with different channel geometry has been investigated. The worst-case of stress conditions is under  $V_G \approx V_{th}$  not  $V_G = 1/2 V_D$  in short channel poly-Si TFTs. Moreover,  $I_{on}$  degradation under both high and low  $V_D$  of stress conditions has different phenomena. This is due to not only impact ionization but also parasitic bipolar junction transistor effect to degradation poly-Si TFTs. Then, it is found that lifetime extraction of poly-Si TFTs is not the same with that of MOSFETs. There are dual slop lifetime projections in wide drain voltage. We also found that the lifetime extraction of the short channel and long channel device shows the opposite tendency. We can't use the high drain voltage to accelerate degradation of poly-Si TFTs as before because this method will extract wrong lifetime.



# 簡歷

姓 名： 徐源竣

性 別： 男

出生日期： 中華民國七十一年十月二十五日

籍 貫： 台灣省 南投縣

地 址： 南投縣水里鄉興隆村林朋巷 108 號

學 歷： 國立台灣科技大學 電子工程學系

(民國 93 年 6 月)

國立交通大學 電子研究所固態組 碩士班

(民國 95 年 6 月)

論文題目：低溫複晶矽薄膜電晶體其遷移率與可靠度之研究

The Investigation of Mobility and Reliability of Low  
Temperature Poly-Si Thin-Film Transistors

電子郵件：jimme.ee93g@nctu.edu.tw