# 國立交通大學

# 電子工程學系 電子研究所碩士班 碩士論文

矽鍺奈米線在不同製程條件下之電特性研究 A Study of Electrical Properties under Various Process Conditions for SiGe Nanowire

40000

研 究 生: 吳恆信

指導教授:張國明 博士

桂正楣 博士

中華民國九十五年九月

# A Study of Electrical Properties under Various Process Conditions for SiGe Nanowire

矽鍺奈米線在不同製程條件下之電特性研究

研究生: 吳恆信Student: Heng-Hsin Wu指導教授: 張國明 博士Advisor: Dr. Kow-Ming Chang

桂正楣 博士 Advisor: Dr. Cheng-May Kwei

國立交通大學

電子工程學系 電子研究所碩士班



Submitted to Institution of Electronics College of Engineering and Computer Science National Chiao Tung University In Partial Fulfillment of the Requirements for the Degree of Master of Science In Electronic Engineering

> September 2006 Hsinchu, Taiwan, Republic of China

> > 中華民國九十五年九月

矽鍺奈米線在不同製程條件下之電特性研究

學 生:吳恆信 指導教授:張國明 博士

指導教授:桂正楣 博士

#### 國立交通大學

電子工程學系 電子研究所碩士班

#### 摘要

AND LEAR

本論文中我們成功地利用間際壁(spacer)製做出奈米等級的矽 緒奈米線,在不同的溫度、時間,將矽緒氧化,探討在不同條件下所 造成的緒含量和所對應的電性分析,再和傳統的複晶矽奈米線去作比 較。所有的矽緒薄膜都是利用冷壁式超高真空化學氣相沉積法 (UHVCVD)在二氧化矽(SiO<sub>2</sub>)上沉積而成。我們利用掃瞄式電子顯微 鏡 Scanning Electron Microscopy (SEM)去觀察氧化前後的矽緒奈 米線的大小,發現在相同的製程條件下矽緒奈米線和矽緒薄膜有相同 的氧化趨勢。此外,我們還可以利用緒緻密化(Ge condensation)的 技術做出更小的奈米線,增加其傳導率(conductivity)。

## A Study of Electrical Properties under Various Process Conditions for SiGe Nanowire

Student : Heng-Hsin Wu

Advisor : Dr. Kow-Ming Chang

Advisor : Dr. Cheng-May Kwei

Department of Electronics Engineering and Institute of Electronics National Chiao Tung University

#### Abstract

In the thesis, we successfully utilize the spacer to fabricate a SiGe nanowire, which oxidized at different temperatures, times, discussion the germanium content relative electrical analysis under the variant condition, and make the comparison with the conventional Poly-Si nanowire. All the SiGe films are deposition on SiO<sub>2</sub> by cold-wall ultrahigh vacuum chemical vapor deposition (UHVCVD). We utilize Scanning Electron Microscopy (SEM) to observe the silicon germanium nanowire size before oxidation and after oxidation, discovery silicon germanium nanowire and silicon germanium thin film has the same oxidized tendency under the same oxidation condition. Additionally we also can utilized the technology of Ge condensation to makes a smaller nanowire, increases its conductivity.

#### 誌 謝

這本碩士論文的完成,首先要感謝我的父母,吳南華先生與林貴 麗女士。謝謝他們從小到大對我的養育之恩以及教導我待人處事的道 理,有他們的關心和支持,讓我研究生涯的最後半年可以全力衝刺, 爸爸、媽媽感謝你們!

再來感謝我的指導教授張國明老師與桂正楣老師,老師的開明態 度跟指導教誨讓我的研究生涯受益匪淺,而每次謝師宴上老師的信心 喊話更讓我們覺得我們生活在一個感情融洽的大家庭裡,謝謝老師!

感謝實驗室的每位學長,他們給了我們很多實驗的意見,其中最 感謝的是郭俊銘學長,他在實驗方面給我正確的方向,以及實驗發生 問題時給我最大的幫助,還有生活上的一些娛樂,讓我找到努力的目 標,還要感謝同屆的各位好同學,也感謝吳資麟同學,在最後的三個 月,一起趕出了我們的實驗。

謝謝交大奈米中心與國家奈米元件實驗室 NDL 提供了完整的機 台讓我可以順利的完成我的論文。

iii

# Contents

Chinese Abstracti	
English Abstractii	
Acknowledgementsii	i
Contentsiv	7
Table Caption vi	i
Figure Captionsvi	ii

Chapter 1 Introduction1
1.1 Background 1
1.2 The characteristics of SiGe1
1.2.1 Oxidation mechanism of SiGe2
1.2.2 Oxidation behavior of SiGe
1.2.3 Conservation of total amount of Ge in SiGe layer during oxidation4
1.2.4 Process ambient of SiGe5
1.3 Fabrication of nanowire6
1.3.1 Photo lithography6
1.3.2 Fabrication by AFM, STM, NSOM6
1.3.3 Micro imprinting7
1.3.4 Self- assembly nanowire8
1.3.5 Spacer formation8
Chapter 2 Device Fabrication10
2.1 Wafer preparation 10
2.2 Define Active Area Regions10
2.2.1 Standard RCA Clean and 1100°C wet oxidation was performed 10

2.2.2 Define AA region with Mask 1	10
2.3 Define desired spacer	11
2.3.1 Deposition 150Å α-Si layer on oxide	11
2.3.2 Deposition SiGe layer by UHVCVD 550°C 600s	11
2.3.3 Define S/D region with Mask 2	11
2.3.4 Dry etching process	11
2.3.5 Etching over two side spacer with Mask 3	11
2.4 Oxidation in various process conditions	11
2.5 Ion implantation for S/D with Mask 4	11
2.6 Define bottom gate via with Mask 5	11
2.7 Contact formation	11
2.7.1 Coating Aluminum with Thermal Coater	12
2.7.2 Define Contact Pad with Mask 6	12
2.7.3 Al sintering at 450 $^{\circ}$ C in N <sub>2</sub> ambient for 30 minutes	12
Chapter 3 Results and Discussions	12
3.1 Electrical property of SiGe films	14
3.1.1 Influence of Oxidation Time on Electrical Properties	14
3.1.2 Influence of Oxidation time for SiGe films	15
3.2 Si <sub>0.89</sub> Ge <sub>0.11</sub> Nanowire shows the same behavior as test SiGe films	16
3.3 Si <sub>0.89</sub> Ge <sub>0.11</sub> nanowire compare with poly-Si nanowire	18
Chapter 4 Conclusions	19
Chapter 5 Future Work	20
Reference	21

# **Table Caption**

Table 3-1 Conductivity  $\sigma = I \cdot L / (V \cdot A)$ ; Unit :  $A/(V \cdot cm)$  at  $V_D = 3V$  and

 $V_{\rm G} = -10 \rm V$ 



# **Figure Captions**

#### Chapter 1

- Figure 1-1.Oxygen peaks of backscattering spectra for pure Si and samples containing, respectively, 25, 50, and 75 at.% Ge, after 45 min oxidation at 900°C.
- Figure 1-2. The total amounts of Ge atoms after oxidation normalized by those before the oxidation as a function of oxidation time for the SGOI layers with initial thicknesses of  $70 \pm 10$  nm ( $\bigcirc$ ) and 320 nm ( $\bigcirc$ ).
- Figure 1-3. Rate of oxidation of Si and SiGe; (a)wet oxidation, 800°C; (b) dry oxidation, 800 and 1000°C.
- Figure 1-4. Schema of Scanning Probe Lithography (SPL).
- Figure 1-5. Schematic process flow of nanoimprint (a) After nanoimprint and removal of residual PMMA by O<sub>2</sub> plasma (b) Pt evaporation and lift-off.
- Figure 1-6. (a) Binary Phase Diagram for the Au:Ge. (b) An SEM image of Ge nanowires synthesized by CVD at 275°C on a SiO<sub>2</sub>/Si substrate. The inset shows an AFM image of Au nanoclusters on the substrate recorded prior to CVD.
- Figure 1-7. Schematic view of iterative spacer lithography (ISL).

#### Chapter 2

- Figure 2-1. Define AA region.
- Figure 2-2. Deposition  $\alpha$ -Si + SiGe.
- Figure 2-3. Define S/D region.
- Figure 2-4. Two side spacers etching.
- Figure 2-5. Define bottom gate via.
- Figure 2-6. Define Al contact.

Figure 2-7. The completed test SiGe MOS structure.

#### Chapter 3

- Figure 3-1.  $I_D$ - $V_G$  transfer characteristics of different oxidation times of the test structure ;  $W/L = 1 \ \mu m/\mu m$  at  $V_D = -5 \ V$ .
- Figure 3-2.  $I_D$ - $V_D$  transfer characteristics of different oxidation times of the test structure ;  $W/L = 1 \ \mu m/\mu m$  at  $V_G$  -  $V_t = 3V$ .
- Figure 3-3.  $I_D$ -V<sub>G</sub> transfer characteristics of different oxidation temperatures of the test structure ; W/L = 1  $\mu$ m/ $\mu$ m at V<sub>D</sub> = -5 V.
- Figure 3-4.  $I_D$ - $V_D$  transfer characteristics of different oxidation temperatures of the test structure ; W/L = 1  $\mu$ m/ $\mu$ m at  $V_G$   $V_t$  = 3V.
- Figure 3-5. SiGe nanowire  $I_D V_D$  characteristics before oxidation. ( L = 6  $\mu$  m , V<sub>G</sub> = -10 ~ 10 V )
- Figure 3-6. SiGe nanowire I<sub>D</sub> V<sub>D</sub> characteristics after 1000°C oxidation.

$$(L = 13 \,\mu \,\mathrm{m}, V_{\rm G} = -10 \sim 10 \,\mathrm{V})$$

Figure 3-7. (a), (b) The cross-section view of  $Si_{0.89}Ge_{0.11}$  nanowire observed by SEM.

Figure 3-8. The cross-section view of  $Si_{0.89}Ge_{0.11}$  nanowire after oxidation observed by SEM.

Figure 3-9. The cross-section view SEM picture of Poly-Si nanowire

Figure 3-10. Poly-Si nanowire I<sub>D</sub> - V<sub>D</sub> characteristic (  $L = 8 \mu m$  , V<sub>G</sub> = -10 ~ 10 V )

# Chapter 1

# Introduction

#### **1.1 Background**

For improving device performance, the strain-or band-structureinduced mobility enhancement to increase the drive current may also be employed. One of the most notable effects is the enhanced hole mobility in silicon–germanium (SiGe) under biaxial compressive strain. Recently, there have been demonstrations of enhanced performance for p-type SiGe-channel MOSFET on bulk Si substrate down to a channel length of 100 nm. The introduction of SiGe offers the possibility of bandgap engineering in the Si system and thus the realization of n- and p-type heterostructure MOSFETs.

The recent research on silicon heterostructure MOSFETs (HMOSFETs) is strongly motivated by the anticipated compatibility with the existing Si-CMOS fabrication technology. Presently, SiGe HMOSFETs are manufactured by modifying some of the fabrication steps of a commercially available Si-CMOS technology. The most important requirement to avoid the strain relaxation being the low thermal budget essential for processing strained SiGe layers.

#### 1.2 The characteristics of SiGe

As channel length of metal-oxide-semiconductor field-effect transistors (MOSFETs) is deeply scaled down to sub-100nm, enhancing the carrier mobility in the channel is desired for improving the

1

performance of complementary MOS (CMOS) circuits. For this purpose Ge is a promising channel material for MOSFETs because of high mobility of both the electrons and holes. In addition, the hole mobility in Ge is about a factor of 5 higher than in Si  $(2000 \text{ cm}^2/\text{V} \text{ s in bulk undoped})$ Ge at room temperature) [1]. Theoretical calculations have predicted a very high hole mobility in compressively strained SiGe alloys [2-3]. This is attributed to the strain-induced heavy-hole (hh)/light-hole (lh) splitting. The holes have a light n-plane effective mass (dependent upon alloy composition), and thus the room temperature hole mobility is predicted to be 3-10 times higher than in Si (the highest value for bulk undoped Si is about 400 cm<sup>2</sup>/V s) [1], Additionally, some of the key features of the oxidation of SiGe from the above studies can be summarized as follows [4-6]: (1) During oxidation, Ge is completely rejected from the oxide and piles up at the oxide/substrate interface, forming a Ge-rich layer. (2) There is no loss of Ge on oxidation. (3) The oxidation rate of SiGe in a dry oxygen environment is essentially the same as that of pure Si. For wet oxidation, the rate for SiGe in the linear regime is 2 to 3 times higher than the rate of pure Si: but it is almost the same in the parabolic regime.

#### 1.2.1 Oxidation mechanism of SiGe

The catalytic effect of Ge on the oxidation of Si had been observed before by Fathy, Holland, and White in Ge implanted Si [7]. In this case, enough Ge on the oxidation of Si had to be snow-plowed in order for oxidation enhancement to be observed. They proposed that breaking of the weaker Si-Ge bound as compared with Si-Si explain the rate enhancement. This may only be the last event, not necessarily controlling. For example, represents a steady-state situation in which Si-Si bonds must still be broken below the Ge-enriched layer to supply the needed Si flux to the interface to maintain the high oxidation rates. Attention should be focused on the growth interface and interactions there since the Ge effect is found only in the initial and linear regime of oxidation.

There are several indications that generation of interstitials at the reaction interface and subsequent diffusion is not occurring during the SiGe oxidation. The high enrichment content at the interface would imply that Ge interstitials should be generated as a stress relief mechanism in preference to Si interstitials which are being rapidly depleted through oxidation; interstitials would tend to cause intermixing, diffusion of Ge into the bulk, and formation of extrinsic dislocation loops. That removal of Si from the substrate by oxidation creates a vacancy excess which not only helps compensate the stress but on diffusion onward can also account for the rapid diffusion of Si to the interface through the Ge-rich region. The excess vacancies may help to enhance the oxidation but in the process would lead to a less dense interfacial oxide and high levels of interface state. The vacancy flux would also explain the formation of voids at the original Si/SiGe interface where diffusivity is reduced discontinuously and accumulation occurs leading to condensation.

#### 1.2.2 Oxidation behavior of SiGe

Study the oxidation of SiGe alloys compositions (25, 50 and 75 at % Ge) (Figure 1-1). All of the oxidations were performed at 900°C in wet atmosphere on 7500Å films grown by molecular beam epitaxy (MBE). At

low Ge concentrations [8-10], the rate of oxidation is enhanced by the presence of Ge and enough Si can be provided to the interface, resulting in fast initial oxidation and the formation of pure SiO<sub>2</sub>. In alloys containing 50 and 75 at.% Ge, the rate of diffusion of Si to the oxide/alloy interface is sufficiently slow with respect to the rate of oxidation that it rapidly becomes impossible to grow pure SiO<sub>2</sub>. Thus, the initial oxide formed is a mixed (Si, Ge)O<sub>2</sub> oxide. Eventually, the activity of oxygen at the interface decreases because of the thickness of the oxide, resulting in a slow down of the oxidation rate. This makes it possible for Si to diffuse to the interface as fast as is required to form pure SiO<sub>2</sub>.

For SiGe with Ge concentration below 50%, Si was preferentially oxidized and only one Ge-rich layer was formed at the oxide/substrate interface. On the other hand, for SiGe with Ge concentration above 50%, two Ge-rich layers were formed after oxidation with one at the oxide/ substrate interface and the other at the oxide surface.

# 1.2.3 Conservation of total amount of Ge in SiGe layer during oxidation

There are two groups, A and B, by their initial SGOI thickness Ti. The samples were oxidized in dry oxygen gas at 1050°C. The thickness of each layer was measured by sp1`ectroscopic ellipsometry and transmission electron microscopy (TEM). The thickness values obtained using these two methods were consistent within the accuracy of a few %. The Ge fraction in the SGOI layer was analyzed by Rutherford backscattering spectroscopy (RBS), sputtering Auger electron spectroscopy (AES) and energy dispersive X-ray spectroscopy (EDS). Secondary ion mass spectroscopy (SIMS) was used to evaluate the Ge concentration in the oxide layers.

In Figure 1-2 the total amount of Ge atoms in the SGOI normalized by the value before oxidation is plotted as a function of oxidation time. It is found that the amount is kept constant during oxidation. This result enables an estimation of the final Ge fraction  $x_f$  based on the simple relationship  $x_f = x_i (T_i/T_f)$ . Here,  $x_i$ ,  $T_i$  and  $T_f$  are the initial Ge fraction, and the initial and final SGOI thicknesses, respectively. The conservation of Ge atoms in the SGOI layers and the low Ge concentration in the oxide layer indicate that the SiGe oxide layer rejected the Ge atoms which remained in the SGOI layer. This result suggests that the oxidation temperature of 1050°C is considerably higher than the crossover temperature proposed by Kilpatrick and Jaccodine [11].

#### 1.2.4 Process ambient of SiGe

The rates of oxidation of SiGe compared with rates of oxidation for pure Si, both in the wet and dry ambient. It is shown that the presence of Ge at the SiO<sub>2</sub>/Si interface increases the rate of wet oxidation by a factor of about 2.5, while it does not affect the rate of dry oxidation (Figure 1-3). By decreasing the partial pressure of H<sub>2</sub>O sufficiently, the rate of wet oxidation can be decreased to match that of dry oxidation. In this case again, Ge has no effect on the rate, contrary to what has been proposed before, Ge is being piled up at the interface both for fast and slow oxidation. The role of Ge is to suppress the formation of Si interstitials and that this is the rate limiting step in cases of rapid oxidation. For slower oxidation, interstitials have considerably more time to diffuse away and thus their formation and diffusion is not rate limiting.

#### **1.3 Fabrication of nanowire**

Semiconductor nanowire have been explored for use as building blocks to construct various electronic and optical devices, including logic gates [12], address decoders [13], memory components [14], light emitting diodes [15], photodetectors [16], lasers [17], and chemical sensors [18]. There are various methods for fabricating patterned nanowires. The methods to fabricate nanowire are (1) lithography with photons in UV, DUV, EUV and X-ray spectrum; (2) machining using AFM, STM, NSOM; (3) replication against masters (or molds) via physical contact printing, molding and embossing; (4) self- assembly by using surfactant systems, block copolymers, crystallization of proteins and colloids; (5) spacer formation.

#### **1.3.1 Photo lithography**

In photon and particle-based lithography, by using nonlinear resists, near-field phase shifting or topographically directed technology, it has been possible to achieve sub-50nm feature. For example, EBL has demonstrated the ability to achieve 20nm width nanowires with 60nm height. Height is often limited by the lift-off process. Extreme ultraviolet light (EUV) lithography has generated 38nm patterns [19].

#### **1.3.2 Fabrication by AFM, STM, NSOM**

In 1990, J. A. Dagata et al. proposed the tip-induced anodic surface

oxidation by using scanning probe lithography (SPL) (Figure 1-3) to define nano- patterns on the semiconductor surface. AFM, STM and NSOM and the like are called SPM. Its operation mechanism is in an environment humidity control when approximately 50%, the sample surface attaches a water thin film, when the probe contacts this water thin film, take the probe as negative electrode, the sample surface is the positive electrode, gives a negative bias to probe, the water molecule can start to ionization, and produces the partial region oxide compound with the probe under- neath sample surface. The probe produces the electric field can along with the distance of sample surface to attenuation, the oxidation stops immediately when the electric-field intensity is smaller than  $10^9$  V/m [20]. The oxide compound growth speed with executes gives the probe bias to have the enormous relations. In process by way of program configure, but fine holds controls scans the probe the displacement, carries on oxide compound of the specific line to grow, then achieves the micro region design forming the goal, this is scanning probe lithography technique to apply to the lithography at the beginning of shape.

#### **1.3.3 Micro imprinting**

In microcontact printing, micromolding [21], embossing and nano-imprinting techniques (Figure 1-4) [22], issues limited by van der Waals forces, speed of capillary filling and adhesion of mold and replica are overcome by using low-viscosity solutions and surface modification. Step and flash technology has demonstrated the ability to imprint sub-20nm features [23]. Although such methods may translate the serial method of EBL/EUV into a parallel patterning process, the mold formation still depends on EBL/EUV and its use restricted by the high cost of molds.

#### **1.3.4 Self- assembly nanowire**

Germanium is an important semiconducting electronic material with high carrier mobility and a band gap of approximately 0.6 eV. Nanowires of germanium were first reported by the group of Heath about ten years ago, synthesized by using a solvothermal approach [24]. Recently, laser ablation ( $820^{\circ}$ C) [25], vapor transport ( $900-1100^{\circ}$ C) [26], and solvothermal methods (300-400°C, 100 atm) were used for growth. Those high quality Ge nanowires are synthesized by a simple CVD process at 275°C under atmospheric pressure. This represents the mildest growth conditions for single-crystal nanowire synthesis. An efficient Ge feedstock from GeH<sub>4</sub> and the low eutectic temperature of Ge-Au nanoclusters are the key factors that afford vapor-liquid-solid (VLS) growth of Ge nanowires at low temperatures. (Figure 1-5) Dunwei Wang et al. carried out CVD growth at 275°C under a 10 sccm (standard cubic centimeter) flow of  $GeH_4$  (10% in He) in tandem with a 100 sccm flow of H<sub>2</sub> in a 2.5 cm furnace reactor (total gas pressure 1 atm) for 15 min. The SiO<sub>2</sub> substrate used in this work contained preformed Au nanocrystals (approximately 20 nm in diameter) deposited uniformly on the surface from a colloidal solution.

#### **1.3.5 Spacer formation**

Controlled deposition and size reduction, which involves deposition

on cleaved edges, or oxidation, followed by anisotropic etching forming spacers. (Figure 1-6) This process provides a density increase as well as size reduction. It can be used to pattern silicon fins for double-gate MOSFETs [27].



# Chapter 2

# **Device Fabrication**

First, the test samples were oxidized at various oxidation conditions before the nanowire structure got oxidized. And spacer was utilized to fabricate the SiGe nanowires. Our process involves defining the active area (AA) by etching an island by conventional G-line lithography, followed by deposition of SiGe layer. Later, the conformal SiGe layer was etching back to the edge of the island by dry etching. The thickness of the island determines the height and the width of the nanowires.

### General Fabrication Process

# 2.1 Wafer preparation



#### 2.2 Define Active Area Regions

- 2.2.1 Standard RCA Clean and 1100℃ wet oxidation was performed. The thickness of the oxide is about 3000Å
- 2.2.2 Define AA region with Mask 1. (Figure 2-1)

G-line lithography was used and then dry etching by TE5000 R.I.E system was employed. A height step was created to form a SiGe spacer at the next process.

#### 2.3 Define desired spacer

2.3.1 Deposition 150Å  $\alpha$ -Si layer on oxide before SiGe layer deposition.

Adhesion between SiGe film and SiO<sub>2</sub> layer was then improved.

- 2.3.2 Deposition SiGe layer by UHVCVD 550°C 600s. The thickness of the SiGe layer is about 500Å. (Figure 2-2)
- 2.3.3 Define S/D region with Mask 2. (Figure 2-3)

The S/D and channel region were patterned.

2.3.4 Dry etching process.

SiGe was etched by TCP 9400SE Poly-silicon Etcher and 10% over etch was performed.

2.3.5 Etching over two side spacer with Mask 3. (Figure 2-4) Isolation of the loop structure.

#### 2.4 Oxidation in various process conditions

Different oxidation temperature and time

#### 2.5 Ion implantation for S/D with Mask 4

10 K ev of acceleration voltage,  $B^+$  5 x 10<sup>15</sup> ions/cm<sup>2</sup>

#### 2.6 Define bottom gate via with Mask 5 (Figure 2-5)

Etching via by BOE

#### **2.7 Contact formation** (Figure 2-6)

2.7.1 Coating Aluminum with Thermal Coater

2.7.2 Define Contact Pad with Mask 6

2.7.3 Al sintering at 450  $^\circ\!\mathrm{C}\,$  in  $N_2$  ambient for 30 minutes

Nanowires with two different sizes were fabricated. Wires in group 1 was formed by spacer, and wires in group 2 (test sample) was made through lithography.

The detailed fabrication process flow of group 2 are listed as follows (Figure 2-7).

- 1. (100) orientation Si wafer
- 2. Initial cleaning
- 3. Thermal wet oxidation at 1100°C to grow 300nm thermal SiO<sub>2</sub> in horizontal furnace.

WILLIN .

- 4. 150 Å  $\alpha$ -Si was deposited by LPCVD with SiH<sub>4</sub> gas
- 5. 500 Å SiGe was deposited by UHVCVD at 550°C with SiH<sub>4</sub> and GeH<sub>4</sub> gas
- 6. Oxidation in various temperature and time
- 7. Mask#1 : Define S/D and channel
- 8. 500 Å SiGe + 150 Å  $\alpha$ -Si wet etching by poly etching solution
- 9. RCA cleaning
- 10.100nm gate dielectric deposition by PECVD at  $300^{\circ}$ C
- 11.200nm poly-Si was deposited by LPCVD at  $620^{\circ}$ C with SiH<sub>4</sub> gas
- 12.Mask#2 : Define gate regions
- 13.Poly-Si wet etching by poly etching solution, gate oxide wet etching by BOE
- 14. Ion implantation : B, 10 K ev, 5 x  $10^{15}$  ions/cm<sup>2</sup>

- 15.Dopant activation in N2 ambient at 950°C for 30 min in furnace
- 16.300nm oxide was deposited by PECVD as passivation layer
- 17.Mask#3 : contact holes formed
- 18.500nm Al thermal evaporation
- 19. Mask#4 : Al pattern defined
- 20. Etching Al and removing photoresist
- 21.Al sintering at 450  $^\circ\!\mathrm{C}\,$  in  $N_2$  ambient for 30 minutes

The electrical properties of SiGe nanowire were measured with the contact pad served as source and drain, and substrate served as gate.



# Chapter 3

# **Results and Discussions**

We have successfully fabricated SiGe nanowire on silicon wafer, and the electrical characteristics of the nanowire were measured. In this chapter, SiGe test structure was fabricated and measured first and then SiGe nanowire structure followed. We make discussion on some key points in nanowire device fabrication and also on the measured electrical properties. We used *HITACHI S-4000–FESEM* to observe the nanowires and measure the size of them, and the I-V characteristics were measured by *HP4156 semiconductor parameter analyzer*.

#### 3.1 Electrical property of SiGe films

#### **3.1.1 Influence of Oxidation Time on Electrical Properties**

Figure 3-1 shows  $I_D$ -V<sub>G</sub> characteristics of four different devices: un-oxidized, oxidation for 4 minutes, oxidation for 16 minutes, and oxidation for 36 minutes, respectively. Si<sub>0.93</sub>Ge<sub>0.07</sub> film was used in this experiment. All of the oxidized devices were oxidized at 1000°C minutes in dry ambient. The trend of the curves indicates that longer oxidation time would result in higher on current. Besides, after calculation, the On/Off ratios are 3.3, 1.6, 1.5 times higher than un-oxidized device for 36 min 16 min 4 min, respectively. In the longer oxidation time devices, more amount of Si was oxidized and achieves higher Ge concentration. Same trend would be found in the I-V characteristics diagram. Figure 3-2 represents  $I_D-V_D$  characteristics from different oxidation time devices. As predicted, 36 min-oxidized device has best on current, which is 5.08µA at  $V_D = -8V$ . For the other devices, they are 1.52µA, 0.75µA, and 0.61µA for 16 min-oxidized, 4 min-oxidized, and un-oxidized device, respectively.

It is supposed that if Si in SiGe layer is fully oxidized, the performance of the SiGe-based p-MOSFET would always be improved since the positive correlation between the amount of oxidized Si and the mobility of SiGe channel.

#### 3.1.2 Influence of Oxidation time for SiGe films

Figure 3-3 shows  $I_D$ -V<sub>G</sub> characteristics of three different devices: un-oxidized, oxidation at 950°C, and oxidation at 1000°C at  $V_D = -5$  V. Si<sub>0.89</sub>Ge<sub>0.11</sub> film was used. Both of the oxidized devices were oxidized for 16 minutes in dry ambient. It can be seen that oxidized devices shows better electrical performance than the un-oxidized one, and the device of 1000°C shows even higher on current than the one of 950°C while the both devices have roughly the same off current.

Figure 3-4 shows  $I_D$ - $V_D$  characteristics which are consistent with the prediction : The device oxidized at 1000°C has highest  $I_D$  of the three devices. For the other devices, they are 2.58µA, 1.83µA, and 0.40µA at  $V_D = -6V$  for 1000°C oxidized, 950°C oxidized and the un-oxidized, respectively.

According to above three diagrams, it is known that since SiGe got oxidized, Ge concentration got enhanced, and then mobility also increases which resulted in higher transconductance and on current. As the improvement of on current is higher than the increasing of off current, On/Off ratio then gets improved. With higher oxidation temperature, the oxidation rate would be higher, which makes more Si in SiGe layer got oxidized. Then the mobility would be even higher, and better performance is achieved.

#### 3.2 Si<sub>0.89</sub>Ge<sub>0.11</sub> Nanowire shows the same behavior as test SiGe films

Figure 3-5 and Figure 3-6 show the  $I_D-V_D$  characteristics of  $Si_{0.89}Ge_{0.11}$  nanowire. In Figure 3-5, the nanowire was not oxidized, and the gate length L = 6µm. In Figure 3-6, the nanowire was oxidized at 1000°C 4min, the gate length L = 13µm. Clearly, higher current was obtained at negative gate voltages, demonstrating that the SiGe nanowire is a p-type semiconductor. The figure of  $I_D-V_D$  characteristics is somewhat nonlinear, which indicates non-ideal contact between the electrodes and nanowire. But as we know, there are still some reasons which affect the drive current including the diameter of the nanowire, wire length, the dopant condition, heat treatment, and the electrode contact, etc. So, if we want to compare the two structures, we should normalize them.

The equation about current I is

$$V = I \cdot R = I \cdot \rho \cdot \frac{L}{A}$$
,  $\rho$  is the resistivity.

We fix the voltage at  $V_D = 5V$  and  $V_G = -10V$  to be constant. Rewrite the equation, the  $\sigma$  is

$$\rho = \frac{A}{(I \cdot L)} \longrightarrow \sigma = \frac{(I \cdot L)}{A}$$

 $\sigma$  is the conductivity (Ampere per unit length) term and this is proportional to the current I and device length L. The area of the nanowire we could observe from the TFSEM. Figure 3-7(a) show the top view SEM picture and Figure 3-7(b) show the cross-section view SEM picture. There was fluctuation in each width and height which was controlled by the TCP dry etcher. The fluctuation must be decreased because the diameter of the nanowire is directly related to the current. So we make the average size of the Si<sub>0.89</sub>Ge<sub>0.11</sub> nanowire. Additionally, we define the width of nanowire equal the width at half of height of the nanowire. We can obtain the average of the Si<sub>0.89</sub>Ge<sub>0.11</sub> nanowire height is 85 nm and the width is 43 nm, we thought that the nanowire was a triangle column shape, so the average area is about 3655 nm<sup>2</sup>. The  $Si_{0.89}Ge_{0.11}$  nanowire at  $V_D=3V$  and  $V_G=-10V$ , by calculation, the  $Si_{0.89}Ge_{0.11}$  nanowire current per unit length (conductivity) is  $\sigma = 10.65$ A/cm for  $L = 6\mu m$ . For the oxidized the nanowire in figure 3-8, show the cross-section view. It is during 1000°C oxidation and etching oxide by buffer oxide solution (BOE). It is found that the size of SiGe nanowire after oxidation is smaller than which is un-oxidized, due to what was already described above: Si atoms in the SiGe film was oxidized to form SiO<sub>2</sub>, and was then removed by BOE solution. The height and the width of the nanowire cannot be measured precisely because of the resolution of SEM, but the cross-section area of the oxidized nanowire is undoubtedly smaller than un-oxidized nanowire 3655 nm<sup>2</sup>. Besides, as described in the previous section, Ge content in SiGe film would get increased after oxidation, it can be known that the Ge content in SiGe nanowire would also be higher than un-oxidized nanowire. From the above statements, it can be concluded that the conductivity of oxidized nanowire would be higher than un-oxidized nanowire.

#### 3.3 Si<sub>0.89</sub>Ge<sub>0.11</sub> nanowire compare with Poly-Si nanowire

The SEM picture of Poly-Si nanowire fabricated by spacer process is shown in figure 3-9, and the I-V characteristics were compared with  $Si_{0.89}Ge_{0.11}$  nanowire. Figure 3-10 shows  $I_D$ -V<sub>D</sub> characteristics at different gate bias for Poly-Si nanowire with  $L = 8\mu m$ . As described in the previous section, the size of nanowire makes influence on electrical properties, so normalization of wire cross-sectional area, wire length, and bias voltage were made to achieve more accurate results. Data of SiGe nanowire before oxidation, SiGe nanowire after oxidation, and Poly-Si nanowire were listed in table 3-1. From this table, it is found that the conductivity of un-oxidized SiGe nanowire is higher than that of poly-Si nanowire, while the oxidized SiGe nanowire shows even higher conductivity.

# Chapter 4

# Conclusions

In our thesis, SiGe nanowire was successfully fabricated on silicon wafer with conventional lithography process. The electrical properties were measured by HP4156A and the structures of the SiGe nanowire on the sidewall spacer were observed by SEM. By our experiment of SiGe-based p-MOSFETs test structure, it is found that the devices of higher oxidation temperature and longer oxidation have more improvement in electrical properties. From the ID-VD characteristics, the same oxidation conditions were also performed for the SiGe nanowire and the same trench were achieved



# Chapter 5

# Future work

According to the literature nowadays, less research was done of the mechanism of SiGe. Oxidation temperature, oxidation time, interface reaction, and the content variation of Ge must be considered during the oxidation process. The influence of the thickness of SiGe film on the electrical characteristics is another way of researching. Whether the diffusion of Ge atoms makes higher concentration of  $\text{GeO}_2$  is also worth studying in the future.



#### **Reference:**

- 1. Physics of semiconductor Devices (Wiley-Interscience, New York, 1981), S. M. Sze, p.29.
- Oxidation and reduction behavior of Ge/Si islands, T. Sass, V. Zela, A. Gustafsson, I. Pietzonka, and W. Seifert, *Appl. Phys. Lett.* 81 (18) 3455-7 (2002).
- 3. Characterization of Si/SiGe Heterostructures on Si Formed by Solid Phase Reaction, C. H. Huang, Albert Chin, and W. J. Chen, *J. Electrochem. Soc.* 149, G209 (2002)
- Thermal oxidation of Si (001) single crystal implanted with Ge ions A. Terrasi, S. Scalese, M. Re, E. Rimini, F. Iacona, V. Raineri, F. La Via, S. Colonna, S. Mobilio, *J. Appl. Phys.* 91, 6754 (2002)
- 5. Improving SiO<sub>2</sub>/SiGe interface of SiGe *p*-metal–oxide–silicon fieldeffect transistors using water vapor annealing, Ngai T, Chen X, Chen J, *Appl. Phys. Lett.* **80**, 1773 (2002)
- 6. Characterization of Si/SiGe Heterostructures on Si Formed by Solid Phase Reaction, C. H. Huang, Albert Chin, and W. J. Chen, J. *Electrochem. Soc.* **149**, G209 (2002)
- 7. Catalytic effect of Ge on the oxidation of Si, D.Fathy, O. W. Holland, and C. W. White, *Appl. Phys. Lett.* **51**, 17 (1987)
- 8. Selective oxidation behavior of W/WN/polycrystalline-Si<sub>1-x</sub>Ge<sub>x</sub> gate structure in H<sub>2</sub>O + H<sub>2</sub> ambient, Tae-Hang Ahn , *Appl. Phys. Lett.* **82**, 3011 (2003)
- Experimental study of the oxidation of silicon germanium alloys, S. J. Kilpatrick, R. J. Jaccodine, P. E. Thompson, J. Appl. Phys. 93, 4896 (2003)
- Evaluation of the ion bombardment energy on silicon dioxide films deposited from O<sub>2</sub>/TEOS plasmas on Si and unstrained Si<sub>0.83</sub>Ge<sub>0.17</sub>/Si substrates, D. Goghero, A. Goullet, L. Lebrizoual, F. Meyer, G. Turban, *J. Vac. Sci. Technol. B* 20, 2281 (2002)
- A diffusional model for the oxidation behavior of Si<sub>1-x</sub>Ge<sub>x</sub> alloys, S. J. Kilpatrick and R. J. Jaccodine, *J. Appl. Phys.* 81 8018 (1997).
- 12. Oxidation of Si(1 0 0) in nitric oxide at low pressures: an X-ray photoelectron spectroscopy study, Kamath A, Kwong DL, Sun YM, Blass PM, Whaley S, White JM. *Appl Phys Lett*; 70:63–5 (1997)

- 13. Nanowire Crossbar Arrays as Address Decoders for Integrated Nanosystems, Zhaohui Zhong, Deli Wang, Yi Cui, Marc W. Bockrath, and Charles M. Lieber, *Science* 302: 1377 (2003)
- Nonvolatile Memory and Programmable Logic from Molecule-Gated Nanowires, Duan, X.; Huang, Y.; Lieber, C. M. Nano Lett. 2(5); 487-490 (2002)
- 15. Synthesis of p-Type Gallium Nitride Nanowires for Electronic and Photonic Nanodevices, Zhong, Z.; Qian, F.; Wang, D.; Lieber, C. M. *Nano Lett. 3*(3); 343-346 (2003)
- Highly Polarized Photoluminescence and Photodetection from Single Indium Phosphide Nanowires, Jianfang Wang, Mark S. Gudiksen, Xiangfeng Duan, Yi Cui, and Charles M. Lieber, *Science* 293: 1455-1457 (2001)
- 17. Single-nanowire electrically driven lasers, Xiangfeng Duan, Yu Huang, Ritesh Agarwal, Charles M. Lieber, *Nature* 421, 241-245 (2001)
- Nanowire Nanosensors for Highly Sensitive and Selective Detection of Biological and Chemical Species, Yi Cui, Qingqiao Wei, Hongkun Park, and Charles M. Lieber, *Science* 293: 289-1292 (2001)
- Exposure of 38 nm period grating patterns with extreme ultraviolet interferometric lithography, H. H. Solak, D. He, W. Li, S. Singh-Gasson, and F. Cerrina, *Appl. Phys. Lett.* 75, 2328 (1999)
- Modification of a shallow 2DEG by AFM lithography, R. Nemutudi, N.J. Curson, N.J. Appleyard, D.A. Ritchie, G.A.C. Jones, *Microelectronic Engineering*, 57-58, 967-973 (2001)
- 21. Control of Liquid Crystal Alignment Using tamped-Morphology Method, Jpn. J. Appl. Phys. Vol. 32 pp.L1436-L1438 (1993)
- 22. Imprint Lithography with 25-Nanometer Resolution, Stephen Y. Chou, Peter R. Krauss, and Preston J. Renstrom *Science* 272: 85-87 (1996)
- 23. Fabrication of Step and Flash Imprint Lithography Templates Using Commercial Mask Processes, Ecron Thompson, Peter Rhyins, Ron Voisin, S.V. Sreenivasan, Patrick Martin. *SPIE Microlithography Conference*, Feb. (2003)
- 24. A liquid solution synthesis of single crystal germanium quantum wires, J.R. Heath and F.K. LeGoues, *Chem. Phys. Lett.*, 208, 263 (1993).

- 25. A Laser Ablation Method for the Synthesis of Crystalline Semiconductor Nanowires, Alfredo M. Morales and Charles M. Lieber, *Science* 279: 208-211 (1998)
- 26. Direct observation of vapor-liquid-solid nanowire growth, Y. Y. Wu, P. D. Yang, *J. Am. Chem. Soc.* 123, 3165 (2001).
- 27. Condensation of Ordered Nanocrystal Thin Films, Korgel, B. A.; Fitzmaurice, D. Phys. ReV. Lett. 80, 3531 (1998)



	Length	Current (A)	Area	Conductivity
Poly nanowire	$8\mu\mathrm{m}$	5.68 x 10- <sup>7</sup>	13839 nm <sup>2</sup>	1.095 A/V∙cm
SiGe nanowire	6μm	3.99 x 10 <sup>-7</sup>	3655 nm <sup>2</sup>	10.65 A/V·cm
S/D/Channel implant	10 μ m	9.72 x 10 <sup>-6</sup>	3655 nm <sup>2</sup>	88.65 A/V·cm
After oxidation	13 μ m	8.99 x 10 <sup>-7</sup>	< 3655 nm <sup>2</sup>	

Table 3-1 Conductivity  $\sigma = I \cdot L/(V \cdot A)$ ; Unit :  $A/(V \cdot cm)$ 

at 
$$VD = 3V$$
 and  $VG = -10$ 



Figure 1-1. Oxygen peaks of backscattering spectra for pure Si and samples containing, respectively, 25, 50, and 75 at.% Ge, after 45 min oxidation at 900 "C.



Figure 1-2. The total amounts of Ge atoms after oxidation normalized by those before the oxidation as a function of oxidation time for the SGOI layers with initial thicknesses of  $70 \pm 10$  nm ( $\bigcirc$ ) and 320 nm ( $\bigcirc$ )



Figure 1-3. Rate of oxidation of Si and SiGe; (a) wet oxidation,  $800^{\circ}$ C; (b) dry oxidation, 800 and  $1000^{\circ}$ C.



Figure 1-4. Schema of Scanning Probe Lithography (SPL).



Figure 1-5. Schematic process flow of nanoimprint (a) After nanoimprint and removal of residual PMMA by O<sub>2</sub> plasma (b) Pt evaporation and lift-off.



Figure 1-6. (a) Binary Phase Diagram for the Au:Ge. (b) An SEM image of Ge nanowires synthesized by CVD at  $275^{\circ}$ C on a SiO<sub>2</sub>/Si substrate. The inset shows an AFM image of Au nanoclusters on the substrate recorded prior to CVD.



Figure 1-7 Schematic view of iterative spacer lithography (ISL).



Figure 2-1. Define AA region.



Figure 2-2. Deposition  $\alpha$ -Si + SiGe.









Figure 2-6. Al contact.



Figure 2-7. The completed test SiGe MOS structure.



Figure 3-1.  $I_D$ - $V_G$  transfer characteristics of different oxidation times of



Figure 3-2.  $I_D$ - $V_D$  transfer characteristics of different oxidation times of the test structure ;  $W/L = 1 \ \mu m/\mu m$  at  $V_G$  -  $V_t = 3V$ .



Figure 3-3.  $I_D$ - $V_G$  transfer characteristics of different oxidation temperatures



Figure 3-4.  $I_D$ - $V_D$  transfer characteristics of different oxidation temperatures of the test structure ;  $W/L = 1 \ \mu m/\mu m$  at  $V_G$  -  $V_t = 3V$ .



Figure 3-5. SiGe nanowire  $I_D$  -  $V_D$  characteristics before oxidation.



Figure 3-6. SiGe nanowire  $I_D$  -  $V_D$  characteristics after 1000  $^\circ\!C$  oxidation.

$$(L = 13 \,\mu \,\mathrm{m}, V_G = -10 \sim 10 \,\mathrm{V})$$



Figure 3-7. (a), (b) The cross-section view of Si<sub>0.89</sub>Ge<sub>0.11</sub> nanowire observed by SEM.



Figure 3-8. The cross-section view of  $Si_{0.89}Ge_{0.11}$  nanowire after oxidation



Figure 3-9. The cross-section view SEM picture of Poly-Si nanowire



Figure 3-10 Poly-Si nanowire  $I_{\rm D}$  -  $V_{\rm D}$  characteristic

$$(L = 8 \,\mu \,\mathrm{m}, V_{\rm G} = -10 \sim 10 \,\mathrm{V})$$

- 姓 名:吴恆信
- 性 别:男
- 出生日期:民國 70 年 10 月 16 日
- 出生地:高雄市
- 住 址:高雄市三民區黃興路 417 巷 21 號
- 學 歷:國立聯合大學電子工程系
  (民國 88 年 9 月~民國 90 年 6 月)
  國立高雄應用科技大學電子工程系
  (民國 90 年 9 月~民國 93 年 6 月)
  國立交通大學電子工程所
  (民國 93 年 9 月~民國 95 年 9 月)
- 碩士論文:矽鍺奈米線在不同製程條件下之電特性研究

A Study of Electrical Properties under Various Process Conditions for SiGe Nanowire

