國立交通大學

電子工程學系 電子研究所

碩 士 論 文

含鍺摻雜氮化矽薄膜在非揮發性記憶體 應用之研究

Study on the Application of Ge-Incorporated Silicon Nitride Thin Film for Nonvolatile Memory

> 研 究 生 : 柳 星 舟 指導教授 : 曾 俊 元 博士

中華民國九十五年六月

含鍺摻雜氮化矽薄膜在非揮發性記憶體 應用之研究

Study on the Application of Ge-Incorporated Silicon Nitride Thin Film for Nonvolatile Memory

研究生:柳星舟Student: Hsin-Chou Liu指導教授:曾俊元博士Advisor: Dr. Tseung Yuen Tseng

國立交通大學

電子工程學系 電子研究所



Submitted to Department of Electronics Engineering & Institute of Electronics College of Electrical Engineering and Computer Science National Chiao Tung University in Partial Fulfillment of the Requirements for the Degree of Master in Electronics Engineering June 2006 Hsinchu, Taiwan, Republic of China



含鍺摻雜氮化矽薄膜在

非揮發性記憶體應用之研究

研究生:柳星舟 指導教授:曾俊元博士

國立交通大學

電子工程學系 電子研究所



對最廣為使用的非揮發性記憶體 快閃記憶體而言,通常會遇到兩個瓶 頸:一是在<u>元件尺寸繼續微縮下之瓶頸</u>,由於尺寸微縮後穿隧氧化層(或閘極氧化 層)之厚度亦隨之下降,如此雖可得到較快的讀寫速度,但電荷保存時間亦隨之下 降,故須在兩者之間取得平衡點;二是在多次讀寫後在穿隧氧化層品質容易劣化 而產生漏電路徑,一旦有一條產生,所有儲存在浮動閘極(floating gate)的電荷都會 經由此漏電路徑而全部流失掉。為了克服上述兩個瓶頸,主要有兩種改良的的方 法被提出,一是 SONOS 非揮發性記憶體,另一種是奈米晶體(量子點)非揮發性記 憶體。

在本文中,一個將前述兩種非揮發性記憶體結合之新記憶體首次被提出。利 用矽鍺氮(SiGeN)三元薄膜來取代 SONOS 非揮發性記憶體中的氮化矽(Si₃N₄)薄 膜,並藉由一系列的熱處理後,使鍺量子點析出,並被氮化矽所包圍,如此便完 成了將兩種記憶體結合之新記憶體。由於鍺量子點及包圍鍺量子點之氮化矽皆可 儲存電荷,故新記憶體的記憶視窗比單純只有鍺量子點或氮化矽薄膜來得更為 大。在其它條件不變下,擁有大記憶視窗的元件比小記憶視窗的元件更容易達到 十年的電荷保存時間。

此外,乾式氧化及水氣處理步驟在阻擋氧化層形成時所扮演的角色也有進一 步之探討。隨著乾式氧化的時間越長,更多的鍺原子會被析出並且聚集成核,因 此,在拉曼分析中鍺的訊號也就越強。由於水分子比氧分子小,故水分子比氧分 子更容易得鑽入阻擋氧化層(blocking oxide)中並修補阻擋氧化層中的懸鍵 (dangling bands),所以,在乾式氧化後多加一個水氣處理的步驟則會改善阻擋氧化 層的品質與增強其強度。實驗中發現,30分鐘短時間乾式氧化後再加上水氣處理 的元件,其抗漏電能力和60分鐘長時間乾式氧化的元件一樣好,故水氣處理步驟 的引入不僅可改善阻擋氧化層的品質,同時,更可大幅的縮減製程所需之時間。



Study on the Application of Ge-Incorporated Silicon Nitride Thin Film for Nonvolatile Memory

Student: Hsin-Chou Liu

Advisor: Dr. Tseung Yuen Tseng

Department of Electronic Engineering and Institute of Electronics College of Electrical Engineering and Computer Science National Chiao Tung University



For nonvolatile semiconductor memories (NVSM), there are two limitations encountered at the present time. (1) The limited potential for continued scaling of the device structure: this scaling limitation stems from the extreme requirements on the tunnel oxide layer. To balance between program/erase speed and retention time, there is a trade-off between speed and reliability for the optimal tunnel oxide thickness. (2) The quality and strength of tunnel oxide (or tunnel dielectric) after plenty of program/erase cycles, once a leaky path has been created in tunnel oxide, all charges stored in the will Therefore, floating gate be lost. two approaches, the silicon-oxide-nitride-oxide-silicon (SONOS) and the nanocrystal nonvolatile memory devices, have investigated to overcome this oxide quality limit of the conventional floating gate NVSM.

A combination of SONOS and nanocrystal NVSM is first proposed in this study. A

SiGeN film is introduced to replace the nitride film in SONOS structure. After several different thermal processes, Ge in the SiGeN film will be segregated to form Ge nanodots embedded in the SiNx/SiON film. Because there are two charge-storage node sources, the nodes in Ge nanodots and in SiNx dielectric film, comparing to SONOS and Ge nanocystal NVMs, a larger memory window can be obtained. When a memory device has a larger memory window, it is easier to meet the requirement of 10-year retention. And, we hope this approach can improve the two limitations mentioned above.

Besides, the roles of dry oxidation and steam treatment during blocking oxide formation are also considered. With the extension of dry oxidation time, the Ge signal in Raman spectrum increases gradually because there are more Ge atoms to be segregated from the SiGeN film and more time for Ge atoms to nucleate. A 3-mintue steam treatment is performed after 30 minutes dry oxidation. Owing to its smaller size and lower activation energy than O₂ molecules, H₂O molecules are more permeable through the blocking oxide and can passivate dangling bonds in the blocking oxide. The purpose of steam treatment is to strengthen the blocking oxide and improve its quality. The I-V characteristic of the sample after 30 minutes dry oxidation plus 3 minutes steam treatment is comparable with that after 60 minutes long term dry oxidation. The introduction of steam treatment can not only improve the blocking oxide quality but also reduce the thermal process duration from 60 minutes to 33 minutes.

誌謝

兩年時光匆匆地逝去,轉眼間就到了離別的時候了,在這段期間的師長朋友 們,在我的心中對你們總是抱著無限的感激。

首先,要特別感謝我的兩位指導教授,曾俊元教授與張鼎張教授。曾教授淵 博的學識以及圓融的處事態度,令學生獲益匪淺;張教授宏觀的看法及許多創新 的研究方法,令學生耳目一新,並且在做人處事及實驗研究上,不斷的給予學生 指導,令學生收穫良多。能夠師承兩位師長的指導,是學生莫大的福氣。

再者,要感謝交大奈米中心及國家奈米元件實驗室提供良好的實驗設備及環 境以及在實驗上一起奮鬥的學長及伙伴們:小鳴、炳宏、陳董、土撥、世青、國 王、大山、眾神、阿飛、緯仁、佳州、林博、阿貴、淵州以及所以 TCC group 的 成員,有你們的一起奮鬥與幫助,令我的實驗之路走的並不孤單。還有常常在路 邊攤把酒言歡的學長朋友們:國旭、小明、阿寬、紀文、小正、小杰、豬頭、元 均,每週一次的聚會是我消除壓力最佳的管道。謝謝你們,我的朋友,這一路上 的陪伴,豐富了我的人生。

要感謝的人實在太多了,或許在文字上會有所遺漏,但我心中對你們的感激 卻是永遠無法磨滅的!

最後,我要感謝辛苦拉拔我長大的外祖父母,扈林森先生與扈王根弟女士; 辛苦養育我、在學業上讓我自由揮灑的父母親,柳偉峰先生與扈采慈女士,以及 所有愛我、支持我的家人,你們是我最堅強的支柱,沒有你們,就沒有今天的我! 我愛你們!

v

星 舟

2006年6月

Contents

Chinese Al	ostract	- i
English Ab	stract	-iii
Acknowled	lgment	- v
Contents		-vi
Table Capt	tions	-viii
Figure Cap	otions	-ix
Chapter 1	Introduction	
	1.1 General Background	1
	1.2 Motivation	4
	1.3 Organization of This Thesis	6
Chapter 2	Basics principle of nonvolatile memory	
	2.1 Introduction	11
	2.2 Basic program mechanisms	12
	2.3 Basic erases mechanisms	13
Chapter 3	Sample Structure and Thermal Process	
	3.1 Sample Structure	22
	3.2 Thermal Process	- 23
Chapter 4	Experiment Results and Discussions	
	4.1 Electrical Characteristics	- 29
	4.1.1 Comparing to Other Memories	31
	4.2 Mechanism of Ge Nanocrystals Formation	-32
	4.2.1 Directly Oxidize SiGeN Layer as Blocking Oxide	32
	4.2.2 Oxidize Capped Amorphous Si Layer as Blocking Oxide -	33
	4.3 Role of Steam Treatment	35

4.3.1 Directly Oxidize SiGeN Layer as Blocking Oxide ------35

4.3.2 Oxidize Capped Amorphous Si Layer as Blocking Oxide---36

Chapter 5 Conclusions

	5.1 Conclusions	 79
References		 -81
Vita		 -85



Table Captions

Chapter 4

- Table 4-1Conditions of thermal process.
- Table 4-2The different bonds' wave numbers of Fourier Transform Infrared Rays
(FTIR) spectra.
- Table 4-3The different bonds' wave numbers of Fourier Transform Infrared Rays
(FTIR) spectra.
- Table 4-4The memory windows of different memories.



Figure Captions

Chapter 1

- Fig. 1-1 The device structure of conventional nonvolatile semiconductor memory.
- Fig. 1-2 The device structure of SONOS nonvolatile memory.
- Fig. 1-3 The development of the gate stack of SONOS EEPROM memory devices. The optimization of nitride and oxide films has been the main focus in recent years.
- Fig. 1-4 The energy band diagrams of the write/erase operation for a SONOS device.
- Fig. 1-5 The device structure of nanocrystal (nano-dots) nonvolatile memory.

Chapter 2

- Fig. 2-1 Energy band diagram of MONOS.
- Fig. 2-2 (a) Positive gate voltage applied when use Fowler-Nordheim tunneling to program (b) Energy band representation of Fowler-Nordheim tunneling. Electron in poly-Si conduction band tunnel through the triangular energy barrier.
- Fig. 2-3 Fig.ure 2-3 (a) Positive gate voltage and Positive drain voltage applied when use hot carrier injection to program (b) Energy band representation of hot carrier injection
- Fig. 2-4 Schematic diagram sketching the possible MONOS erase mechanisms : electron tunneling through tunneling oxides (E1), electron emission in the nitride and subsequent tunneling through tunneling oxides (E2), hole tunneling into the nitride (H1), injection of hot holes into the nitride (H2).
- Fig. 2-5 (a) Negative gate voltage applied when use Fowler-Nordheim tunneling to erase (b) Energy band representation of Fowler-Nordheim tunneling to erase.
- Fig. 2-6 (a) Negative gate voltage applied when use band-to-band assisted injection to erase (b) Energy band representation of band to band assisted hole injection to erase.

Fig. 2-7 (a) Negative gate voltage and negative drain voltage applied when use hot hole injection to erase. (b) Energy band representation of hot hole injection to erase.

Chapter 3

- Fig. 3-1 (a) Sample structure of sample I (b) Sample structure of sample II.
- Fig. 3-2 The TEM diagram of sample I before thermal oxidation.
- Fig. 3-3 The TEM diagram of sample II before thermal oxidation.
- Fig. 3-4 The thermal process flow of sample I.
- Fig. 3-5 The thermal process flow of sample II.

Chapter 4

- Fig. 4-1 The C-V diagrams of sample I with (a) condition A and (b) condition B. Both diagrams are gate injection.
- Fig. 4-2 The C-V diagrams of sample I with (a) condition C and (b) condition D. Both diagrams are substrate injection.
- Fig. 4-3 The retention character of sample I with condition C (60 min dry oxidation).
- Fig. 4-4 The de-trapping schematic plot of positive oxide trapped charges in tunnel oxide.
- Fig. 4-5 The endurance character of sample I with condition C (60 min dry oxidation).
- Fig. 4-6 The C-V diagrams of sample II with (a) condition A and (b) condition B. Both diagrams are gate injection.
- Fig. 4-7 The C-V diagrams of sample II with (a) condition C and (b) condition D. Both diagrams are substrate injection.

- Fig. 4-8 The retention character of sample II with condition D (30 min dry oxidation + 3 min steam treatment).
- Fig. 4-9 The endurance character of sample II with condition D (30 min dry oxidation + 3 min steam treatment).
- Fig. 4-10 The schematic plot of positive oxide trapped charges in the SiOx oxidized from SiGeN film.
- Fig. 4-11 The C-V hysteresis of Ge nanocrystals embedded in SiO₂ (Ge nanocrystal only) nonvolatile memory proposed by T. C. Chang et al. [3.1]
- Fig. 4-12 The C-V hysteresis of SONOS memory.
- Fig. 4-13 The band diagrams of SONOS, Ge nanocrystal and SONOS+ Ge nanocrystal NVSMs.

Fig. 4-14 The Fourier Transform Infrared Rays (FTIR) spectra of sample I before and after thermal oxidation process.

- Fig. 4-15 (a) The TEM diagram and (b) AES analysis of sample I before oxidation.
- Fig. 4-16 (a) The TEM diagram and (b) AES analysis of sample I after 60 min oxidation.
- Fig. 4-17 The Raman spectra of sample I before and after dry oxidation process. A peak of Ge crystal appeared after oxidation.
- Fig. 4-18 The Raman spectra of sample I with (a) 30 min short term and (b) 60 min long term dry oxidation.
- Fig. 4-19 The Fourier Transform Infrared Rays (FTIR) spectra of sample II before and after 60 min thermal oxidation process.
- Fig. 4-20 (a) The TEM diagram and (b) AES analysis of sample II before oxidation.
- Fig. 4-21 (a) The TEM diagram and (b) AES analysis of sample II after 30 min oxidation.

- Fig. 4-22 (a) The TEM diagram and (b) AES analysis of sample II after 60 min oxidation.
- Fig. 4-23 The Raman spectrum of sample II with 30 min dry oxidation.
- Fig. 4-24 The Raman spectra of sample II before and after dry oxidation process. A peak of Ge crystal appeared after oxidation.
- Fig. 4-25 The Raman spectra of sample II with (a) 30 min short term and (b) 45 min longer term dry oxidation.
- Fig. 4-26 The C-V hysteresis of sample I with four different conditions (a) A, (b) B, (c) C, (d) D.
- Fig. 4-27 The I-V characteristics of sample I with four different conditions.
- Fig. 4-28 (a)The TEM diagrams and (b) Auger Electron Spectroscopy (AES) analysis after oxidation with condition D (30 minutes dry oxidation plus 3 minutes steam treatment).
- Fig. 4-29 The Raman spectra of sample I after 30 min dry oxidation with and without 3 min steam treatment.
- Fig. 4-30 The Raman spectra of sample I after 60 min dry oxidation with and without 3 min steam treatment.
- Fig. 4-31 The C-V hysteresis of sample II with four different conditions (a) A, (b) B, (c) C, (d) D.
- Fig. 4-32 The I-V characteristics of sample I with four different conditions.
- Fig. 4-33 The TEM diagrams of (a) 60 minutes dry oxidation and (b) 30 minutes dry oxidation plus 3 minutes steam treatment.
- Fig. 4-34 (a) The TEM diagrams and (b) Auger Electron Spectroscopy analysis after oxidation with condition D (30 minutes dry oxidation plus 3 minutes steam treatment)
- Fig. 4-35 The Raman spectra of sample II after 30 min dry oxidation with and without

3 min steam treatment.

Fig. 4-36 The Raman spectra of sample II after 60 min dry oxidation with and without 3 min steam treatment.



Chapter 1

Introduction

1.1 General Background

In 1967, D. Kahng and S. M. Sze invented the floating-gate (FG) nonvolatile semiconductor memory (or flash memory) at Bell Labs [1.1]. To date, the flash memory device structure, as shown in Fig. 1-1, continues to be the most prevailing nonvolatile-memory implementation, and is widely used in both standalone and embedded memories. The invention of flash memory creates a huge industry of portable electronic devices such as cellular phones, digital cameras, digital voice recorders, MP3 walkman, personal data assistants to compact smart cards, USB flash personal disc etc.

Although a huge commercial success, conventional FG devices have their limitations. Two of the most prominent limitations are: (1) the limited potential for continued scaling of the device structure. This scaling limitation stems from the extreme requirements put on the tunnel oxide layer. The tunnel oxide must be thin enough to allow quick and efficient charge transport to and from FG. On the other hand, the tunnel oxide needs to provide superior isolation under retention, endurance, and disturbed conditions in order to maintain information integrity over periods of up to a decade. When the tunnel oxide is thinner for operation speed consideration, the retention characteristics may be degraded. And when the tunnel oxide is made thicker to take the isolation into account, the speed of the operation will be slower. Therefore, for mass production, there is a trade-off between speed and reliability for the optimal tunnel oxide thickness. (2) the quality and strength of tunnel oxide (or tunnel dielectric) after

plenty of program/erase cycles. Once a leaky path has been created in tunnel oxide, all the charges stored in the floating gate will be lost. Therefore, two suggestions, SONOS [1.2-1.4] and nanocrystal nonvolatile memory devices [1.5-1.7], are proposed to overcome this oxide quality limit of the conventional FG structure. These technologies replace the floating gate structure with a great number of charge-storage nodes in the dielectric or in the nanocrystal. Unlike the floating gate, stored charges in isolated nodes cannot easily redistribute amongst themselves and the local leaky path will not cause the fatal loss of information for the nanocrystal nonvolatile memory device. This effectively prevents the leakage of all the stored charges out of the floating gate.

1.1.1 SONOS nonvolatile memory devices

SONOS (silicon-oxide-silicon-oxide-silicon) nonvolatile memory devices structure shown in Fig. 1-2, the charge storage elements in SONOS memory are the charge traps distributed throughout the volume of the Si_3N_4 layer. A typical trap has a density of the order 10^{18} - 10^{19} cm⁻³ according to Yang et al [1.8] and stores both electrons and holes (positive charges) injected from the channel.

Figure 1-3 illustrates the progression of device cross section, which has led to the present SONOS device structure. The nitride-base memory devices were extensively studied in the early 70s after the first metal-gate nitride device MNOS (Metal/Nitride/Oxide/Silicon) was reported in 1967 by Wegener et al [1.9]. Initial device structures in the early 1970s were p-channel metal-nitride-oxide-silicon (MNOS) structures with aluminum gate electrodes and thick (45 nm) silicon nitride charge storage layers. Write/erase voltages were typically 25-30 V. In the late 1970s and early 1980s, scaling moved to n-channel SNOS devices with write/erase voltages of 14-18 V. In the late 1980s and early 1990s, n- and p-channel SONOS devices emerged with write/erase voltages of 5-12 V. In the SONOS device, an oxide layer is introduced

between the gate and the nitride region. Thus, it forms the ONO $(SiO_2/Si_3N_4/SiO_2)$ gate dielectric stack (Fig. 1-2) instead of capping the nitride layer with just a metal or semiconductor gate. The purpose of the top blocking oxide is to reduce the charge injection from the control gate into the nitride layer, limiting the memory window of both MNOS and SNOS devices.

The program/erase mechanism is shown in Fig. 1-4. During programming, the control gate is biased positively so that electrons from the channel can tunnel across the SiO_2 into the nitride layer. Some electrons will continue to move through the nitride layer then across the control oxide finally into the control gate. The remaining trapped charges in the nitride layer provide the electrostatic screening of the channel from the control gate. Therefore, there is a threshold voltage (V_T) shift resulting from trapped charges in nitride and because of that SONOS can be used as a memory device just like conventional floating gate devices.

1.1.2 Nanocrystal nonvolatile memory devices

Nanocrystal nonvolatile memories, shown in Fig. 1-5, are one particular implementation of storing charges by dielectric-surrounded nanodots, and were first introduced in the early 1990s by IBM researchers who proposed flash memory with a granular floating gate made from silicon nanocrystals [1.10], In a nanocrystal NVSM (nonvolatile semiconductor memory) device, charge is not stored on a continuous FG poly-Si layer, but instead on a layer of discrete, mutually isolated, crystalline nanocrystals or dots. Each dot will typically store only a handful of electrons; collectively the charges stored in these dots control the channel conductivity of the memory transistor.

As compared to conventional stacked gate NVSM devices, nanocrystal charge storage offers several advantages, the main one being the potential to use thinner tunnel oxide without sacrificing nonvolatility. This is a quite attractive proposition since reducing the tunnel oxide thickness is a key to lowering operating voltages and/or increasing operating speeds. This claim of improved scalability results not only from the distributed nature of the charge storage, which makes the storage more robust and fault-tolerant, but also from the beneficial effects of Coulomb blockade [1.11]. Quantum confinement effects (bandgap widening; energy quantization) can be exploited in sufficiently small nanocrystal geometries (sub-3 nm dot diameter) to further enhance the memory's performance.

Due to the less drain to FG coupling, nanocrystal memories suffer less from drain induced barrier lowering (DIBL). One way to exploit this advantage is to use a higher drain bias during the read operation, thus improving memory access time. Of particular importance is the low capacitive coupling between the external control gate and the nanocrystal charge storage layer. This does not only results in higher operating voltages, thus offsetting the benefits of the thinner tunnel oxide, but also removes an important design parameter (the coupling ratio) typically used to optimize the performance and reliability tradeoff.

Unlike volume distributed charge traps (ex: nitride in SONOS NVM), nanocrystals be deposited in a two-dimensional 2-D) layer at a fixed distance from the channel separated by a thin tunnel oxide (Fig. 3). By limiting nanocrystals deposition to just one layer and adjusting the thickness of the top blocking dielectric, charge leakages to the control gate from the storage nodes can be effectively prevented.

1.2 Motivation

The Semiconductor Industry Association (SIA) International Technology Roadmap

for Semiconductors (ITRS) indicates the difficult challenge, beyond the year 2005, for nonvolatile semiconductor memories is to achieve reliable, low-power, low-voltage performance [1.12]. For nonvolatile flash memories, two limitations encountered at the present time are: (1) the limited potential for continued scaling of the device structure. This scaling limitation stems from the extreme requirements put on the tunnel oxide layer. In order to get balance between program/erase speed and retention time, there is a trade-off between speed and reliability to get the optimal tunnel oxide thickness. (2) the quality and strength of tunnel oxide (or tunnel dielectric) after plenty of program/erase cycles. Once a leaky path has been created in tunnel oxide, all the charges stored in the floating gate will be lost. Therefore, two suggestions, the SONOS and the nanocrystal nonvolatile memory devices, are proposed to overcome this oxide quality limit of the conventional FG structure. These technologies replace the floating gate structure with a great number of charge-storage nodes in the dielectric or in the nanocrystal. Unlike the floating gate, the local leaky path will not cause the fatal loss of information for the nanocrystal nonvolatile memory device. This effectively prevents the leakage of all the stored charges out of the floating gate.

In this thesis, a combination of SONOS and nanocrystal nonvolatile memory devices is proposed. A SiGeN film is introduced to replace the nitride film in SONOS structure. After several different thermal processes, Ge in the SiGeN film will be segregated to form Ge nanodots embedded in the SiNx (or SiON) film. Because there are two charge-storage node sources, the nodes in Ge nanodots and in SiNx dielectric film, comparing to SONOS and Ge nanocystal NVMs, a larger memory window can be obtained. When a memory device has a larger memory window, it is easier to meet the requirement of retention of 10 years. And, hope to solve the two limitations mentioned above.

1.3 Organization of This Thesis

In chapter 1, general background of flash nonvolatile memory, SONOS nonvolatile memory and nanocrystal nonvolatile memory devices is introduced.

In chapter 2, basics of program and erase operation are introduced.

In chapter 3, sample structure, experimental methods and experimental process flow are stated.

In chapter 4, discuss the SiNx:Ge memory electric characteristics, reliabilities,

mechanism of Ge dot formation in SiGeN film and role of steam treatment..

Finally, the conclusion is presented in chapter 5





Fig.1-1 The device structure of conventional nonvolatile semiconductor memory.



Fig.1-2 The device structure of SONOS nonvolatile memory.



Figure 1-3 The development of the gate stack of SONOS EEPROM memory devices. The optimization of nitride and oxide films has been the main focus in recent years.



Figure 1-4 The energy band diagrams of the write/erase operation for a SONOS device.



Figure 1-5 The device structure of nanocrystal (nano-dots) nonvolatile memory.

Chapter 2

Basics principle of nonvolatile memory

2.1 Introduction

For SONOS NVSM, the basics operating principle of ONO structure is that electrons injected from the channel are trapped in the forbidden gap of the silicon nitride film during the program operation. On the other hand, during the erase operation, holes are injected from the substrate into silicon nitride film. If there are charges stored in the silicon nitride film, the threshold voltage can be modified to switch between two distinct values. [2.1]

The relation between bias and energy band bending is a key to understand basics program and erase mechanisms. Fig 2-1 shows energy band diagram of MONOS. The barrier of SiO₂ is about 3.1 eV for electrons in the conduction band of silicon, and 4.78 eV for holes in valance band. The barrier of Si₃N₄ is about 1.05 eV for electrons in the conduction band of nitride, and 2.85 eV for holes in valance band, the gap for electron between conduction band and trapping level is 0.7 eV, and, for hole between valance band and trapping level is 0.95 eV.

In this chapter, we will discuss program and erase mechanisms from the relation between bias and energy band bending. Fowler-Nordheim Tunneling, hot electron injection, band to band assisted hole injection, channel hole injection will be discussed briefly.

2.2 Basic program mechanisms

2.2.1 Fowler-Nordheim Tunneling

Fowler-Nordheim tunneling is a field-assisted carrier tunneling mechanism [2.2], when a large positive voltage is applied across a metal-ONO-substrate structure, its band stricture will be influenced as indicated in figure 2-2. Due to high electrical field, electrons in the poly-Si conduction band as triangular energy barrier with a width dependent on applied electric field. At sufficient high fields, the width of barrier becomes small enough to tunnel through the barrier from the poly-Si conduction band into nitride electron trap layer.

2.2.2 Hot electron injection

At large drain bias, the minority carriers that flow in the channel are heated by the large electric fields occurred at the drain side of the channel and their energy distribution is shifted higher. This phenomenon gives rise to impact ionization at the drain, by which both minority and majority carriers are generated. The highly energetic majority carriers are normally collected at the substrate contact and from the so-called substrate current. The minority carriers heating occurs when some of the minority carriers gain enough energy to allow them to surmount the SiO₂ energy barrier. If the oxide field favors injection, these carriers injected over the barrier into the gate insulator and give rise to the so-called hot-carrier injection gate current [2.3-2.4]. Figure 2-3 shows the phenomenon of hot electron injection. This mechanism is schematically represented for the case of an n-channel nonvolatile memory.

In MOS devices, the drain voltage should increase beyond the saturation voltage

Vdsat (Vd > Vdsat), the mode can named hot carrier effect. To distinguish from Fowler-Nordheim tunneling, the definition of hot carrier injection in this study is the only condition that the drain is applied bias.

2.3 Basic erases mechanisms

There are three physical mechanisms that can be potentially responsible of erase method in nonvolatile memory with ONO structure, as indicated in figure 2-4. (1) electron escape from the nitride by tunneling through top and bottom oxides; (2) tunneling of holes generated by band-to-band into the nitride layer; and (3) the injection into the nitride of hot holes [5]. Electron almost can't escape from the nitride for the nitride deep trap. Holes injection is the dominate mechanism in erase operation. In this study, we'll discuss erase operation from this view.

2.3.1 Fowler-Nordheim Tunneling

Fowler-Nordheim tunneling is a field-assisted electron tunneling mechanism, when a large negative voltage is applied across a metal-ONO-substrate structure, its band stricture will be influenced as indicated on Figure 2-5. Due to high electrical field, holes in the poly-Si valance band as triangular energy barrier with a width dependent on applied electric field. At sufficient high fields, the width of barrier becomes small enough to tunnel through the barrier from the poly-Si valance band into nitride hole trap layer.

2.3.2 Band to band assisted hole injection

In N-channel, when a negative gate voltage and a positive drain voltage are applied

to the cell, electron-hole pairs are generated by BTBT in the drain region [2.6, 2.7]. The holes are accelerated by a lateral electric field toward the channel region and some of them obtain high energy. The injection of such hot holes [2.8] into nitride through the tunnel oxide is used for a new erase operation in N-channel.

2.3.3 Hot hole injection

The mechanism of hot hole injection in P-channel is like to hot electron injection. Figure 2-7 shows the phenomenon of hot hole injection. It's reported that hole injection is a erase operation in P-channel device [2.9].





Figure 2-1 Energy band diagram of MONOS







Figure 2-2 (a) Positive gate voltage applied when use Fowler-Nordheim tunneling to program (b) Energy band representation of Fowler-Nordheim tunneling. Electron in poly-Si conduction band tunnel through the triangular energy barrier.





Figure 2-3 (a) Positive gate voltage and Positive drain voltage applied when use hot carrier injection to program (b) Energy band representation of hot carrier injection



Figure 2-4 Schematic diagram sketching the possible MONOS erase mechanisms : electron tunneling through tunneling oxides (E1), electron emission in the nitride and subsequent tunneling through tunneling oxides (E2), hole tunneling into the nitride (H1), injection of hot holes into the nitride (H2).





Figure 2-5 (a) Negative gate voltage applied when use Fowler-Nordheim tunneling to erase (b) Energy band representation of Fowler-Nordheim tunneling to erase.





Figure 2-6 (a) Negative gate voltage applied when use band-to-band assisted injection to erase (b) Energy band representation of band to band assisted hole injection to erase.





Figure 2-7 (a) Negative gate voltage and negative drain voltage applied when use hot hole injection to erase. (b) Energy band representation of hot hole injection to erase.
Chapter 3

Sample Structure and Thermal Process

3.1 Sample Structure

Figure 3-1 (a) and (b) show the two different pre-thermal sample structures, labeled as sample I and sample II, in this experiment. The transmission electron microscope (TEM) diagrams are shown in Fig. 3-2 and Fig. 3-3.

First, a 5-nm thermal oxide was grown on p-type Si substrate by dry oxidation in an atmospheric pressure chemical vapor deposition (APCVD) furnace as a tunnel oxide in both samples. Subsequently, **in sample I**: a 50-nm PECVD SiGeN was deposited on tunnel oxide; **in sample II**: a 20-nm PECVD SiGeN was deposited on tunnel oxide as charge-trapping layers, followed by the deposition of 20-nm PECVD a-Si layer.

The deposition of the PECVD SiGeN was kept at 200 in a low pressure of 6 mTorr with SiH₄ : GeH₄ : NH₃ : N₂ = 20 sccm : 5 sccm : 30 sccm : 500 sccm and a RF power of 20 W. The N₂ gas was served as the carrier gas to adjust the chamber pressure and make the process gas can easily transport into the process chamber. The low pressure of 6 mTorr during deposition makes the mean free path of electrons and radicals increase, which will improve the uniformity of the thin film [3.1]. The sequent deposited a-Si was at 200 with SiH₄ : H₂ = 20 sccm : 980 sccm, and a 20W power. Then, the samples were oxidized in thermal furnace at 900 in oxygen ambient to form blocking oxide. Besides, a three minutes steam treatment is performed on some samples after blocking oxide formation. Finally, the Al gate was patterned and sintered

to form a metal/oxide/nitride/oxide/silicon (MONOS) structure.

In short, the difference between **sample I** and **sample II** is the thickness of SiGeN layer (thicker in sample I) and with/without capped amorphous Si layer (with Si cap layer in sample II).

3.2 Thermal Process

Fig. 3-4 and Fig. 3-5 indicate the thermal process flow in sample I and sample II. In sample I, directly oxidize a thick SiGeN layer (sample I) to form blocking oxide by a dry oxidation process with different time or by a 30 min dry oxidation process followed by a 3 minutes steam treatment in thermal furnace at 900 \therefore In sample II, oxidize the amorphous Si layer capped on the SiGeN layer(sample II) to form blocking oxide by a dry oxidation process with different time or by a 30 min dry oxidation process followed by a 3 minutes steam treatment in thermal furnace at 900 \therefore The steam treatment means let in H₂O into thermal furnace, the same as wet oxidation. Owing to its smaller size and lower activation energy than O₂ molecules, H₂O molecules are more permeable through the blocking oxide and can passivate dangling bonds in the blocking oxide. The purpose of steam treatment is to strengthen the blocking oxide and improve its quality.



Figure 3-1 (a) Sample structure of sample I (b) Sample structure of sample II.



Figure 3-2 The TEM diagram of sample I before thermal oxidation.



Figure 3-3 The TEM diagram of sample II before thermal oxidation.

Directly Oxidize SiGeN Layer to Form Blocking Oxide



Figure 3-4 The thermal process flow of sample I.

Oxidize The Amorphous Si Layer Capped on the

SiGeN layer to Form Blocking Oxide



Figure 3-5 The thermal process flow of sample II.

Chapter 4

Experiment Results and Discussions

4.1 Electrical Characteristics

In previous section, it has been mentioned that there are two methods used to form blocking oxide. In one method, only a dry oxidation process with different time in thermal furnace at 900 is adopted. In the other method, a dry oxidation process is followed by a 3 minutes steam treatment. Table 4-1 shows the difference conditions performed on sample I and sample II. The Ge nanocrystals embedded SiON layer (the charge storage layer) of a MOIOS memory device is utilized to capture the injected carriers from the channel. When the device is programmed, electrons directly tunnel from the Si substrate through the tunnel oxide by Fowler-Nordheim (F-N) tunneling. The tunneling electrons are trapped in the forbidden gap of SiON layer and conduction band of Ge nanocrystals in the SiON layer. For the erasion, the holes may tunnel from the valence band of the Si substrate. The tunneling hole recombine with the electrons trapped in the forbidden gap of SiON layer and conduction band of Ge nanocrystals in the SiON layer. The blocking oxide is utilized to prevent the carriers of gate electrode from injecting into the charge-trapping layer by Fowler-Nordheim (F-N) tunneling. The capture of carriers will causes a variation in the threshold voltage and can serve as a memory device.

The capacitance-voltage (C-V) hysteresis of **sample I** (without capped Si layer) with three different conditions A, B, C and D are shown in Fig. 4-1 (a), (b) and Fig. 4-2 (a), (b), respectively. In 30 and 45 minutes short term dry oxidation (condition A and B),

because the thickness is not thick enough and the quality is not good enough, the blocking oxide can't block the carriers (electrons or holes) tunneling from gate to charge storage layer. When the dry oxidation time is extended to 60 minutes (condition C), the blocking oxide is thick enough to block the carriers from gate and therefore the way carrier injection turns from gate injection to substrate injection. In condition C, the memory windows are ~1.1V under ±3V C-V sweeping, ~2.4V under ±5V C-V sweeping and ~4V under ±7V C-V sweeping. In condition D (30 minutes dry oxidation followed by 3 minutes steam treatment), the memory window is 0.9V under $\pm 10V$ C-V sweeping. The retention character of sample I with condition C (60 minutes dry oxidation) is shown in Fig. 4-3. The program curve and erase curve in Fig. 4-3 shift toward positive voltage at the same time because positive oxide trapped charges are created during the program/erase cycles in tunnel oxide and they will de-trap with the retention time [4-1]. As the de-trapping of the positive oxide trapped charges, the threshold voltage will shift to positive side. The schematic plot and are shown in Figure 4-4. The endurance characteristic of sample I with condition C (60 minutes dry oxidation) is shown in Fig. 4-5. There is almost no shift in the threshold voltage after 10^6 program/erase cycles under $\pm 3V$ operation.

The capacitance-voltage (C-V) hysteresis of **sample II** (with capped Si layer) with four different conditions A, B, C and D are shown in Fig. 4-6 (a), (b), and 4-7 (a), (b), respectively. The C-V properties are of the same trends as sample I. In 30 and 45 minutes short term dry oxidation (condition A and B) a gate injection is observed. Also, substrate injections are observed in 60 minutes dry oxidation (condition C) and 30 minutes dry oxidation plus a 3-minute steam treatment (condition D). In condition C, the threshold-voltage shift (memory window, ΔV_t) under $\pm 7V$ C-V sweeping is ~1.7 V and in condition D (30 minutes dry oxidation followed by 3 minutes steam treatment), the memory windows are ~0.6V under $\pm 3V$ C-V sweeping, ~1.8 V under $\pm 7V$ C-V sweeping and ~4.2V under ±10V C-V sweeping. The retention and endurance character of sample II with condition D are shown in Fig. 4-8 and Fig. 4-9. The Auger Electron Spectroscopy (AES) analysis of sample II with condition D is shown in Fig. 4-33 (b). There is a rise in oxygen signal after steam treatment in AES analysis. The SiON dielectric is oxidized by steam to form SiOx. As a result, the Ge nanocrystals are not embedded in SiON but in SiOx. The program and erase curves in Fig. 4-9 shift to negative voltage at the same time because positive oxide trapped charges are created during the program/erase cycles in both tunnel oxide and the SiOx oxidized from SiON film by steam treatment [4-1]. The schematic plot is shown in Figure 4-10. The positive trapped charges in SiOx oxidized from SiON film will increase with the P/E cycles because of its worse quality than tunnel oxide's. Therefore, the threshold voltage in the Fig. 4-9 will shift to negative side.

4.1.1 Comparing to Other Memories

Figure 4-11 shows the C-V hysteresis of Ge nanocrystals embedded in SiO₂ (Ge nanocrystal only) nonvolatile memory proposed by T. C. Chang et al. [4.2]. Fig. 4-12 shows the C-V hysteresis of SONOS memory and the SiNx layer in the ONO stack is deposited by the same PECVD used in this study. The memory windows in the Ge nanocrystal only NVSM are ~0.4V under $\pm 5V$ C-V sweeping and ~2V under $\pm 10V$ C-V sweeping. The memory windows in SONOS only NVSM are ~0.2V under ± 5 C-V sweeping and ~0.6V under $\pm 10V$ C-V sweeping. In this study, a combination of Ge nanocrystal and SONOS NVSM is proposed. The memory windows of sample I with condition C are ~1.1V under $\pm 3V$ C-V sweeping, ~2.4V under $\pm 5V$ C-V sweeping and ~4V under $\pm 7V$ C-V sweeping, as shown in Fig. 4-2 (a). Moreover, The memory windows of sample II with condition D are ~0.6V under $\pm 3V$ C-V sweeping, as shown in Fig. 4-2 (b). The memory windows both in sample I and sample II are larger than Ge nanocrystal

only NVSM or SONOS only NVSM (table. 4-4) and even larger than the Ge nanocrystal NVSM plus SONOS NVSM. It's inferred that besides charge trapping units in the Ge nanocrystal and the SiON dielectric, there are additional charge trapping units at Ge/SiON interface. The band diagrams are shown in Figure 4-13.

4.2 Mechanism of Ge Nanocrystals Formation

Kan et al. adopted a two-step RTA process executed on a $Si_{0.54}Ge_{0.46}$ film to form Ge nano-dots embedded in SiOx dielectric [4.3-4.4] and the 950 N₂ RTA would reduce the Ge atoms and the nanocrystals grew based on the Ostwald ripening mechanism [4.5]. Besides, a method of Ge nano-dots segregated downward until they reach the tunnel oxide surface by $Si_{0.8}Ge_{0.2}$ layer being wet oxidized in an APCVD reactor has been proposed [4.6-4.8]. In this work, the formation of Ge nanocrystals is only by one step of oxidation of the silicon-germanium-nitride layer, which is simpler than the previous research [4.9] and high-throughput and low cost potentially for industrial consideration.

A thermal furnace process is introduced to form blocking oxide (SiOx or SiON) and segregate Ge atoms in this study. During 900 dry oxidation process, Si in the SiGeN film more easily combine with O_2 than Ge to form SiOx. Because of the low solid solubility of Ge in silicon oxide, the Ge atoms will be segregated downward until they reach the tunnel oxide surface [4.6-4.8] and nucleate to form Ge nano-dots (or Ge nanocrystal) near the tunnel oxide(or gate oxide). Therefore, the SiGeN film will be oxidized to form SiOx film (as blocking oxide); meanwhile, the Ge in the SiGeN film will be segregated to form Ge nano-dots (or Ge nano-crystal) embedded by SiON dielectric near the tunnel oxide.

4.2.1 Directly Oxidize SiGeN Layer as Blocking Oxide (Sample I)

The different bonds' wave numbers of Fourier Transform Infrared Rays (FTIR) spectrum are shown in table 4-2 and 4-3 [4.8]. The FTIR spectra of sample I before and after thermal oxidation process are shown in Figure 4-14. The weak bonds such as Si-H, Ge-H, N-H disappear after 900 dry oxidation and the appearance of Si-O after oxidation means the SiGeN layer has been oxidized to form SiOx as blocking oxide. The transmission electron microscope (TEM) diagrams and Auger Electron Spectroscopy (AES) analysis before oxidation and after oxidation with condition A(dry 30 minutes), C(dry 60minutes) are shown in Fig. 4-15 (a), (b) and Fig. 4-16 (a), (b), respectively. The TEM diagram as shown in Fig. 4-15 (a), there is no Ge nanocrystal present in the as-deposited SiGeN film before oxidation and Fig. 4-15 (b) shows that all of the three elements, Si, Ge and N are present in the as-deposited SiGeN film before oxidation. The Ge nanocrystals appear in the TEM diagram after oxidation as shown in Fig. 4-16 (a) and there is a rise of Ge and N signal between 500 and 1300 second in Fig. 4-16 (b), which reveals that the Ge nanocrystals are imbedded in SiON dielectric.

The Raman spectra of sample I before and after 30 minutes thermal oxidation process in O₂ ambiance are shown in Figure 4-17. In the Raman spectrum of SiGeN film in sample I before oxidation, there is a broad distribution signal which means that the as-deposited SiGeN film is amorphous and a signal peak of Ge crystal appears after 30 minutes thermal oxidation. The appearance of the signal peak of crystal Ge represents that the Ge atoms in SiGeN film were segregated and nucleated forming Ge nanocrystal while dry oxidation. The Raman spectra of 30 minutes short term and 60 minutes long term dry oxidation are shown in Fig. 4-18 (a) and (b). In comparison with crystal Si substrate signal peak (~520 cm⁻¹), the intensity of crystal Ge peak (~300 cm⁻¹) increase with the extension of dry oxidation time, which reveals that the longer oxidation time makes not only more Ge atoms to be segregated from the thickening

blocking oxide, but also more time for Ge atoms to nucleate. The intensity of crystal Ge after 60 minutes oxidation is even stronger than that of crystal Si substrate.

4.2.2 Oxidize Capped Amorphous Si Layer as Blocking Oxide (Sample II)

The FTIR spectra of sample II before and after thermal oxidation process are shown in Figure 4-19. The same as sample I, the weak bonds such as Si-H, Ge-H, N-H disappear after 900 dry oxidation and the appearance of Si-O after oxidation means the SiGeN layer has been oxidized to form SiOx as blocking oxide. The transmission electron microscope (TEM) diagrams and Auger Electron Spectroscopy (AES) analysis before oxidation and after oxidation with condition A(dry 30 minutes), C(dry 60minutes) are shown in Fig. 4-20 (a), (b), Fig. 4-21 (a), (b), Fig. 4-22 (a), (b), respectively. Also, the TEM diagram as shown in Fig. 4-20 (a), there is no Ge nanocrystal present in the as-deposited SiGeN film before oxidation and Fig. 4-20 (b) shows that all of the three elements, Si, Ge and N are present in the as-deposited SiGeN film before oxidation. In the Raman analysis as shown in Fig. 4-23, there is a Ge crystal peak but in the TEM diagram (Fig. 4-20(a)), there is no Ge nanocrystal present in the oxidized SiGeN film because the oxidation time is not long enough for Ge atoms to be segregated and to nucleate and this phenomenon is also observed by Kan et al. in their study [4.2]. After a longer oxidation period, the Ge nanocrystals appear in the TEM diagram, as shown in Fig. 4-22 (a) and there is a rise of Ge and N signal between 100 and 400 second in Fig. 4-22 (b), which reveals that the Ge nanocrystals are imbedded in SiON dielectric.

The Raman spectra of sample II before and after 30 minutes thermal oxidation process in O_2 ambiance are shown in Figure 4-24. In the Raman spectrum of SiGeN film in sample II before oxidation, there is a broad distribution signal which means that the deposited SiGeN film is amorphous and a signal peak of Ge crystal appears after 30 minutes thermal oxidation. The appearance of the signal peak of crystal Ge represents that the Ge atoms in SiGeN film were segregated and started to nucleate forming Ge nanocrystal while oxidation. The Raman spectra of 30 minutes short term and 45 minutes longer term dry oxidation are shown in Fig. 4-25 (a) and (b). The same as sample I, in comparison with crystal Si substrate signal peak (~520 cm⁻¹), the intensity of crystal Ge peak (~300 cm⁻¹) increase with the extension of dry oxidation time, which reveals that the longer oxidation time makes not only more Ge atoms to be segregated from the SiGeN layer, but also more time for Ge atoms to nucleate. The intensity of crystal Ge after 45 minutes oxidation is even as strong as that of crystal Si substrate. Besides, there is a Si-Ge signal appear in Fig. 2-25 (a), (b) and the peak decays with the extension of oxidation time, but it's not present in sample I. Therefore, it's inferred that the Si-Ge bonds are produced in the amorphous/SiGeN interface during the PECVD film deposition process.

4.3 Role of Steam Treatment

The steam treatment means let in H_2O into thermal furnace at 900 , the same as wet oxidation. After the dry oxidation, a 3-minute steam treatment is performed on both sample I and sample II; the results are demonstrated in this section. It's believed that owing to its smaller size and lower activation energy than O_2 molecules, H_2O molecules are more permeable through the blocking oxide and passivate dangling bonds in blocking oxide. The purpose of steam treatment is to strengthen the blocking oxide and improve its quality.

4.3.1 Directly Oxidize SiGeN Layer as Blocking Oxide (Sample I)

The capacitance-voltage (C-V) hysteresis and I-V characteristics of sample I (without capped Si layer) with four different conditions (A, B, C, D) are shown in Fig. 4-26 (a), (b), (c), (d) and Fig. 4-27, respectively. With the extension of oxidation time from 30 minutes to 60 minutes, the C-V hysteresis turns form gate injection (clockwise)

to substrate injection (counterclockwise) and the leakage current density (J) in the I-V diagram decrease from 10^{-3} order to 10^{-9} order, which means the blocking oxide is thick enough and its quality is good enough after a long enough dry oxidation. However, the leakage current density characteristic of 30 minutes short term dry oxidation followed by a 3 minutes steam treatment is comparable with 60 minutes long term dry oxidation, which reveals that an extra 3 minutes steam treatment can improve the blocking oxide quality.

The TEM diagrams and Auger Electron Spectroscopy (AES) analysis after oxidation with condition D (30 minutes dry oxidation plus 3 minutes steam treatment) are shown in Fig. 4-28 (a) and (b). Owing to the rapid oxidation rate of steam treatment, the Si atoms in SiGeN film are oxidized so fast that there is on enough time for Ge atoms to be segregated toward the tunnel oxide and therefore the Ge clusters are present throughout the oxidized SiGeN film, as shown in Fig. 4-28 (a). Furthermore, the N signal in the AES spectrum, as shown in Fig. 4-28 (b), almost decays to zero after steam treatment. This represents that the SiON dielectric by which the Ge nano-crystal is surrounded is oxidized to become SiOx and also explains the endurance characteristic without steam treatment (Fig. 4-5) is better that with a steam treatment (Fig. 4-9) because of the oxide trapped charges present in the SiOX dielectric after P/E cycles.

The Raman spectra before and after steam treatment are compared in figure 4-29. There is a dramatic drop in the Ge signal peak and there is also a rise in the germanium oxide (Ge₂O) signal after a steam treatment. The same situation is also observed in 60 minutes dry oxidation with and without steam treatment cases, as shown in Fig. 4-30. These show that the introduction of steam treatment will oxidize a part of Ge nanocrystal to become germanium oxide by which the Ge nanocrystals are surrounded.

4.3.2 Oxidize Capped Amorphous Si Layer as Blocking Oxide (Sample II)

The capacitance-voltage (C-V) hysteresis and I-V characteristics of sample II (with capped Si layer) with four different conditions (A, B, C, D) are shown in Fig. 4-31 (a), (b), (c), (d) and Fig. 4-32, respectively. With the extension of oxidation time from 30 minutes to 60 minutes, the C-V hysteresis turns form gate injection (clockwise) to substrate injection (counterclockwise) and the leakage current density (J) in the I-V diagram decrease from 10^{-2} order to 10^{-9} order, which means the blocking oxide is thick enough and its quality is good enough after a long enough dry oxidation. The same as sample I (without capped Si layer), the leakage current density characteristic of 30 minutes short term dry oxidation followed by a 3 minutes steam treatment is comparable with 60 minutes long term dry oxidation, which reveals that an extra 3 minutes steam treatment can improve the blocking oxide quality. The TEM diagrams of 60 minutes dry oxidation and 30 minutes dry oxidation plus 3 minutes steam treatment are shown in figure 4-33 (a) and (b). The thickness of blocking oxide after 60 minutes dry oxidation (~260 A) is thicker than that after 30 minutes dry oxidation (~200A) plus 3 minutes steam treatment but the I-V characteristic after 30 minutes oxidation (~200A) plus 3 minutes steam treatment is comparable with that after 60 minutes long term dry oxidation. This proves that the blocking oxide quality after 30 minutes dry oxidation followed by a 3-minute steam treatment is better than that after 60 minutes long term dry oxidation.

The TEM diagrams and Auger Electron Spectroscopy (AES) analysis after oxidation with condition D (30 minutes dry oxidation plus 3 minutes steam treatment) are shown in Fig. 4-34 (a) and (b). In Fig. 4-34 (a), because there is an amorphous capped Si layer in sample II before oxidation, the Ge nanocrystals are confined only between tunnel oxide and blocking oxide after oxidation. As a result, the distribution of Ge nanocystals differ form the case in sample I with the same oxidation condition (Fig. 4-28 (a)). Furthermore, the same phenomenon is observed that comparing to the case before steam treatment in Fig. 4-21 (b), the N signal in the AES spectrum, as shown in Fig. 4-34 (b), decreases after steam treatment. This means that the SiON dielectric by which the Ge nano-crystal is surrounded is oxidized to become SiOx and also explains the endurance characteristic without steam treatment (Fig. 4-5) is better that with a steam treatment (Fig. 4-9) because of the oxide trapped charges present in the SiOx dielectric after P/E cycles again.

The Raman spectra before and after steam treatment are compared in figure 4-35. Also, there is a dramatic drop in the Ge signal peak and there is also a rise in the germanium oxide (Ge₂O) signal after a steam treatment. The same situation is also observed in 60 minutes dry oxidation with and without steam treatment cases, as shown in Fig. 4-36. These show that the introduction of steam treatment will make a part of every Ge precipitate formed during dry oxidation be oxidized to become germanium oxide by which the Ge nanocrystals are surrounded. Besides, the Si-Ge signal present in Fig. 4-25 (a), (b) disappear after steam treatment because of the good oxidizing ability of steam and the Si-Ge bonds are oxidized to form silicon oxide and germanium oxide.

Condition	O2 thermal	3 min steam
Condition	oxidation	treatment
Α	30 min	No
В	45 min	No
C	60 min	No
D	30 min	Yes
3	Annun annun	

Conditions of Thermal Process

Table 4-1 Conditions of thermal process.

Wave Number (cm ⁻¹)	MODE		
3380	N-H stretch mode		
650-900	N-H wagging mode		
909,964,993	NH2 bending mode		
1568	NH2 scissor mode		
1042	C-N stretch mode		
1468	C-H bending mode		
2850,2922,2955	C-H stretch mode		
2044	Si-H stretch mode		
1543	Si-H bending mode		
650	Ge-H bending mode		
1779,1100	Ge-H		
1090-1200	Si-O-Si		
960-1020	Si-O-Ge		
900-980	Ge-O-Ge		
2700-3800	ОН		
420	Ge-O bending		
800-1000	Ge-O stretch		
1126-1128	Si-O stretch		
503-505, 820	Si-O bending		
450	Si-O rocking		
3600, 3665	SiO-H stretch		
3470,3515	GeO-H stretch		

Table 4-2 The different bonds' wave numbers of Fourier Transform Infrared Rays (FTIR) spectra.

波段位置	結構		
3750(s)	v (OH) zeolite-like hydroxyl		
3680,3650,3520(w)	ν (OH) of Si-OH group		
3400-3300(s)	ν (OH) of H ₂ O		
2000(m),1875(w)	Combination band (SiO)		
1640(w)	2 y (Si-O) overtone		
1630(m)	δ _{HOH} of H ₂ O		
1200-1180(m.sh)	ν _n (Si-O)		
1100-1070(s)	ν "(Si-O)		
1100	μ(Al-O) in Al-O-Si		
965.935.890(w)	v (Si-OH)		
960	v (Si-OH) for surface SiOH		
950(mw)	V (Si-OH)		
950	ν _w (Al-O) in Al-O-Si		
870(m)	δ (SiOH) of SiOH		
870	ν (Si-OH) for surface OH		
810	δ (Si-O-Si) or δ (O-Si-O)		
810(m)	ν "(Si-O)		
808	δ (Si-O-Si)		
740,630,570(vw)	ν "(Si-O)		
475-460(s)	δ(0-Si-0)		
450	δ (O-Al-O)		
440	ô (Si-O-Si)or ô (O-Si-O)		

Table 4-3 The different bonds' wave numbers of Fourier Transform Infrared Rays (FTIR) spectra.

	V _{TH} under 5V	V _{TH} under 7V	V _{TH} under 10V	
Ge Nanocrystal NVM	0.4	Х	1	
SiNx NVM	0.2	0.6	Х	
Oxidized capped a-Si SiGeN NVM	ES	1.8	3.2	
Oxidized SiGeN NVM	2.4	4	X	
and the second s				

Table 4-4 The memory windows of different memories.



Figure 4-1 The C-V diagrams of sample I with (a) condition A and (b) condition B. Both diagrams are gate injection.



Figure 4-2 The C-V diagrams of sample I with (a) condition C and (b) condition D. Both diagrams are substrate injection.



Figure 4-3 The retention character of sample I with condition C (60 min dry oxidation).

(w/o Capped Si layer)

After P/E cycles



Figure 4-4 The de-trapping schematic plot of positive oxide trapped charges in tunnel oxide.



Figure 4-5 The endurance character of sample I with condition C (60 min dry oxidation).



Sample II (with Capped Si layer)

Figure 4-6 The C-V diagrams of sample II with (a) condition A and (b) condition B. Both diagrams are gate injection.





Figure 4-7 The C-V diagrams of sample II with (a) condition C and (b) condition D. Both diagrams are substrate injection.

(with Capped Si layer)



Figure 4-8 The retention character of sample II with condition D (30 min dry oxidation + 3 min steam treatment).





Figure 4-9 The endurance character of sample II with condition D (30 min dry oxidation + 3 min steam treatment).



Figure 4-10 The schematic plot of positive oxide trapped charges in the SiOx oxidized from SiGeN film.



Figure 4-11 The C-V hysteresis of Ge nanocrystals embedded in SiO₂ (Ge nanocrystal only) nonvolatile memory proposed by T. C. Chang et al. [3.1]

The SONOS Only NVM



Figure 4-12 The C-V hysteresis of SONOS memory.



Figure 4-13 The band diagrams of SONOS, Ge nanocrystal and SONOS+ Ge nanocrystal NVSMs.





Figure 4-14 The Fourier Transform Infrared Rays (FTIR) spectra of sample I before and after thermal oxidation process.

(w/o Capped Si layer)

Before Oxidation



Figure 4-15 (a) The TEM diagram and (b) AES analysis of sample I before oxidation.
(w/o Capped Si layer) After 60 min Oxidation



Figure 4-16 (a) The TEM diagram and (b) AES analysis of sample I after 60 min oxidation.





Figure 4-17 The Raman spectra of sample I before and after dry oxidation process. A peak of Ge crystal appeared after oxidation.



Figure 4-18 The Raman spectra of sample I with (a) 30 min short term and (b) 60 min long term dry oxidation.





Figure 4-19 The Fourier Transform Infrared Rays (FTIR) spectra of sample II before and after 60 min thermal oxidation process.

(with Capped Si layer)

Before Oxidation



Figure 4-20 (a) The TEM diagram and (b) AES analysis of sample II before oxidation.

(with Capped Si layer) After 30 min Oxidation



Figure 4-21 (a) The TEM diagram and (b) AES analysis of sample II after 30 min oxidation.

(with Capped Si layer) After 60 min Oxidation



Figure 4-22 (a) The TEM diagram and (b) AES analysis of sample II after 60 min oxidation.

(with Capped Si layer)

Raman Analysis



Figure 4-23 The Raman spectrum of sample II with 30 min dry oxidation.



Figure 4-24 The Raman spectra of sample II before and after dry oxidation process. A peak of Ge crystal appeared after oxidation.



Figure 4-25 The Raman spectra of sample II with (a) 30 min short term and (b) 45 min longer term dry oxidation.



Figure 4-26 The C-V hysteresis of sample I with four different conditions (a) A, (b) B, (c) C, (d) D.



Figure 4-27 The I-V characteristics of sample I with four different conditions.



Figure 4-28 (a)The TEM diagrams and (b) Auger Electron Spectroscopy (AES) analysis after oxidation with condition D (30 minutes dry oxidation plus 3 minutes steam treatment).



Figure 4-29 The Raman spectra of sample I after 30 min dry oxidation with and without 3 min steam treatment.



Figure 4-30 The Raman spectra of sample I after 60 min dry oxidation with and without 3 min steam treatment.



Figure 4-31 The C-V hysteresis of sample II with four different conditions (a) A, (b) B, (c) C, (d) D.



Figure 4-32 The I-V characteristics of sample I with four different conditions.





(b)

Figure 4-33 The TEM diagrams of (a) 60 minutes dry oxidation and (b) 30 minutes dry oxidation plus 3 minutes steam treatment.



Figure 4-34 (a) The TEM diagrams and (b) Auger Electron Spectroscopy analysis after oxidation with condition D (30 minutes dry oxidation plus 3 minutes steam treatment).



Figure 4-35 The Raman spectra of sample II after 30 min dry oxidation with and without 3 min steam treatment.



Figure 4-36 The Raman spectra of sample II after 60 min dry oxidation with and without 3 min steam treatment.

Chapter 5

Conclusions

5.1 Conclusions

In this study, a mew NVSM which combine the nanocrytal NVSM with the SONOS NVSM is proposed and has been successfully fabricated and investigated. The memory windows both in sample I and sample II are larger than the Ge nanocrystal only NVSM or the SONOS only NVSM because of the incorporation of the both charge trapping units, the Ge nanocrystal and the SiNx, and additional Ge nanocrystals/SiON interface trapping units. The fabrication processes are comparable with the main stream of semiconductor fabrication.

During 900 dry oxidation process, the Ge atoms will be segregated downward until they reach the tunnel oxide surface and nucleate to form Ge nano-dots (or Ge nanocrystals) near the tunnel oxide(or gate oxide). The SiGeN film will be oxidized to form SiON film and meanwhile, the Ge in the SiGeN film will be segregated to form Ge nano-dots (or Ge nanocrystals) embedded by SiON dielectric near the tunnel oxide.

The introduction of 3 minutes steam treatment can improve the blocking oxide quality by passivating the dangling bonds in blocking oxide and the I-V character in comparable with 60 minutes long term dry oxidation. The blocking oxide formed by 30 minutes dry oxidation plus 3 minutes steam treatment is thinner than that formed by 60 minutes dry oxidation and there is almost no difference between both I-V characteristics, which proves that the blocking oxide quality is indeed improved. The introduction of steam treatment can not only improve the blocking oxide quality but also reduce the thermal process duration from 60 minutes to 33 minutes. However, if the steam

treatment time is too long, Ge-Ge bonds and Si-N bonds will be oxidized by steam. Therefore, to prevent the steam across the blocking oxide to oxidize Ge nanocrystals and SiON dielectric, the steam treatment duration must change with the thickness of blocking oxide.

The memory of Ge nanocrystals embedded in SiON dielectric is a potential candidate for future NVSM applications.



References

Chapter 1:

- [1.1] D. Kahng and S. M. Sze, "A floating gate and its application to memory devices", *Bell Syst. Tech, J.*, 46, 1288 (1967).
- [1.2] J. D. Blauwe, "Nanocrystal nonvolatile memory devices", *IEEE Transaction on Nanotechnology*, 1, 72 (2002).
- [1.3] M. H. White, D. A. Adams, and J. Bu, "On the go with SONOS", *IEEE circuits & devices*, 16, 22 (2000).
- [1.4] H. E. Maes, J. Witters, and G. Groeseneken, Proc. 17 European Solid State Devices Res. Conf. Bologna 1987, 157 (1988).
- [1.5] S. Tiwari, F. Rana, K. Chan, H. Hanafi, C. Wei, and D. Buchanan, "Volatile and non-volatile memories in silicon with nano-crystal storage", *IEEE Int. Electron Devices Meeting Tech. Dig.*, 521 (1995).
- [1.6] J. J. Welser, S. Tiwari, S. Rishton, K. Y. Lee, and Y. Lee, "Room temperature operation of a quantum-dot flash memory", *IEEE Electron Device Lett.*, 18, 278 (1997).
- [1.7] Y. C. King, T. J. King, and C. Hu, "MOS memory using germanium nanocrystals formed by thermal oxidation of Si_{1-x}Ge_x", *IEEE Int. Electron Devices Meeting Tech. Dig.*, 115 (1998).
- [1.8] S. Lai, "Tunnel Oxide and ETOX Flash Scaling Limitation," IEEE International Non –Volatile Memory Conference, p. 6 (1998).
- [1.9] H.A.R. Wegener, A.J. Lincoln, H.C. Pao, M.R. O'Connell, and R.E. Oleksiak, The variable threshold transistor, a new electrically alterable, non-destructive read-only storage device," *IEEE IEDM Tech. Dig.*, Washington, D.C., 1967.
- [1.10] S. Tiwari, F. Rana, K. Chan, H. Hanafi, W. Chan, and Doug Buchanan,

"Volatile and non-volatile memories in silicon with nano-crystal storage", *IEDM Tech. Dig.*, pp. 521-524 Dec. 1995.

- [1.11] J. J. Welser, S. Tiwari, S. Rishton, K. Y. Lee, and Y. Lee, "Room temperature operation of a quantum-dot flash memory", *IEEE Electron Device Lett.*, 18, 278 (1997).
- [1.12] The International Technology Roadmap for Semiconductors (ITRS), Tables 28a, 28b (1999).

Chapter 2:

- [2.1] William D.Brown, Joe E.brewer "Nonvolatile Semiconductor Memory Technology : A Comprehensive guide to understanding and using NVSMdevices,",IEEE press.
- [2.2] M.Lenzlinger,.." Fowler-Nordheim Tunneling in thermall grown SiO2", J. App. Phys.,vol. 40, p.278, 1969
- [2.3] P. E. Cottrell, R. R. Trountman, "Hot electron emission in n-channel IGFET'S," IEEE vol.sc-14, p442,1979
- [2.4] B. Eitanet, "Hot electron injection into oxide in n channel mos devices, IEEE Trans. Electron.
- [2.5] Luca Larcher, Paolo Pavan, and Boaz Eitan, Senior Member, IEEE "On the Physical Mechanism of the NROM Memory Erase" IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 51, NO. 10, OCTOBER 2004 1593
- [2.6] San, K.T.; Kaya, C.; Ma, T.P.;" Effects of erase source bias on Flash EPROM device reliability " Electron Devices, IEEE Transactions on Volume 42, Issue 1, Jan. 1995 Page(s):150 159
- [2.7] Steve S. Chung, Cherng-Ming Yih, Shui-Ming Cheng, and Mong-Song Liang "A New Technique for Hot Carrier Reliability Evaluations of Flash Memory Cell

After Long-Term Program/Erase Cycles" IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 46, NO. 9, SEPTEMBER 1999 1883

- [2.8] Suk-Kang Sung, Il-Han Park, Chang Ju Lee, Yong Kyu Lee, Jong Duk Lee, Byung-Gook Park, Soo Doo Chae, and Chung Woo Kim "Fabrication and Program/Erase Characteristics of 30-nm SONOS Nonvolatile Memory Devices," IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL. 2, NO. 4, DECEMBER 2003
- [2.9] M.She, Tsu-Jae King, Chenming Hu, Wenjuan Zhu, Zhijiong Luo, Jin-Ping Han, and Tso-Ping Ma, "JVD Silicon Nitride as Tunnel Dielectric in p-Channel Flash Memory" IEEE ELECTRON DEVICE LETTERS, VOL. 23, NO. 2, FEBRUARY 2002 91



Chapter 3:

 [3.1] S. Wolf, *Silicon Processing For The VLSI Era*, vol. 1, 2nd edition, Lattice Press, Sunset Beach, California, 706 (1999).

Chapter 4:

- [4.1] Wen-Jer Tsai, Chih-Chieh Yeh, Nian-Kai Zous, Chen-Chin Liu, Shih-Keng Cho, Tahui Wang, Samuel C. Pan and Chih-Yuan Lu, "Positive Oxide Charge-Enhanced Read Disturb in a Localized Trapping Storage Flash Memory Cell", IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 51, NO. 3, MARCH 2004
- [4.2] T. C. Chang, S. T. Yan, P. T. Liu, C. W. Chen, S. H. Lin, and S. M. Sze, "A Novel Approach of Fabricating Germanium Nanocrystals for Nonvolatile Memory Application", Electrochemical and Solid-State Letters, 7(1) G17-G19 (2004)

- [4.3] E. W. H. Kan, W. K. Choi, C. C. Leoy, W. K. Chim, D. A. Antoniadis and E. A. Fitzgerald, "Effect of annealing profile on defect annihilation, crystallinity and size distribution of germanium nanodots in silicon oxide matrix", Appl. Phys. Lett., 83, 2058(2003).
- [4.4] E. W. H. Kan, W. K. Choi, W. K. Chim, E. A. Fitzgerald and D. A. Antoniadis
 "Origin of charge trapping in germanium nanocrystal embedded SiO2 system: Role of interfacial traps?", J. Appl. Phys., 95, 3148(2004).
- [4.5] W. Ostwald, Z. Phys. Chem. (Leipzig) 34, 495 (1900).
- [4.6] F. K. LeGoues, R. Rosenberg, T. Nguyen, F. Himpsel, and B.S. Meyerson, J. Appl. Phys., 65, 1724 (1989)
- [4.7] J. Eugene, F. K. LeGoues, V. P. Kesan, S. S. Iyer, and F. M. d'Heurle, Appl. Phys. Lett., 59, 78 (1991).
- [4.8] J. Rappich, I. Sieber, and R. Knippelmeyer, Electrochem. Solid-State Lett., 4, B11 (2001)
- [4.9] Y. C. King, T. J. King, and C. Hu, IEEE Int. Electron Devices Meeting Tech. Dig., 115 (1998).

簡歷

姓 名:柳星舟

- 出生日期:民國六十八年十二月二十日
- 住 址:高雄縣橋頭鄉仕豐路 146-37 號

學 歷:

國立中山大學物理學系(86年9月-90年6月)

國立交通大學電子研究所碩士班 (93年9月-95年6月)



論文題目:

含鍺摻雜氮化矽薄膜在非揮發性記憶體應用之研究

Study on the Application of Ge-Incorporated Silicon

Nitride Thin Film for Nonvolatile Memory