

利用一種新穎結構進行複晶矽薄膜電晶體 之熱載子可靠性分析

研究生:張凱翔

指導教授:林鴻志 博士
黃調元 博士

國立交通大學

電子工程學系 電子研究所碩士班

摘 要

一種新穎測試結構被提出用來觀察複晶矽薄膜電晶體經過熱載子測試後所造成元件性能的衰退狀況。此新穎的元件結構，主要是在傳統結構通道的垂直方向額外做了三組感測電晶體。當測試元件在經過熱載子施壓時，利用感測電晶體來偵測通道不同區域的受損情況。除證實測試結構具有直接解析不同區域的受損差異外，實驗中也發現，由於感測電晶體能有效偵測元件早期受損的情形，因此具有提高偵測靈敏度之能力。

在實驗中將對此測試結構施以直流和交流應力去分析通道上不同區域的衰退機制。在直流應力的結果顯示，當施以閘極直流偏壓為汲極的三分之一時，此時元件受損程度最為嚴重，且受損位置主要位於靠近通道的汲極區域。在交流應力中，其頻率、上升時間、下降時間以及工作週率(duty cycle)等因素對於元件造成之影響進行深入研究與探討。在一個交流應力的週期中，除了當閘極和汲極偏

壓維持在高電壓會對元件造成影響外，訊號切換過程同樣也扮演很重要的角色。

在交流偏壓施加在閘極的情況下，發現閘極電壓由高切換至低的階段會對元件造成額外的傷害，並且隨著下降時間的減少傷害會變的更加顯著。而在交流偏壓施加在汲極的情況下，汲極電壓由低切換至高的階段扮演關鍵的因素，尤其當上升時間愈短時則元件的傷害會隨之增加。在交流應力下訊號切換過程所產生額外的熱載子效應，可以用來解釋我們所觀察到元件衰退的現象。



A Study of Hot-Carrier Reliability for Poly-Si Thin-Film Transistors Using a Novel Test Structure

Student: Kai-Hsiang Chang

**Advisors: Dr. Horng-Chih Lin
Dr. Tiao-Yuan Huang**

**Department of Electronics Engineering and Institute of Electronics
National Chiao Tung University, Hsinchu, Taiwan**

ABSTRACT

A novel thin-film transistor test structure was fabricated and employed for monitoring the device hot-carrier (HC) degradations. Such test structure consists of three monitor transistors and one test transistor. The three monitor transistors have their source/drain pairs arranged in the direction perpendicular to the channel of the test transistor. This unique design allows us to monitor the degradation induced in different portions of the channel of the test transistor as it is undergone hot-carrier (HC) stress. Furthermore, it has been demonstrated that the unique design is capable of detecting the degradation characteristics of devices with very high sensitivity.

In the experiments both static and AC HC stress tests were applied to the test transistor of the structures. Results of the static stress test show that the damage is mainly induced near the drain-side of the stressed channel, and most serious

degradation of the test device occurs under static stress condition when V_G/V_D ratio is around 1/3. In the AC stress, the effects of several factors including frequency, rising time, falling time, and duty cycle, were investigated and discussed. In addition to the period while both gate and drain are being applied with high voltages, the transient stages are also found to play a major role in affecting the device characteristics. In the case when the pulsed voltage train is applied to the gate, extra degradation is induced in the voltage falling stage and becomes more significant as the falling time is decreased. When the pulsed voltage train is applied to the drain, voltage rising stages are the key factor for the degradation and the degradation increases with decreasing rising time. The generation of extra hot carriers during the transient stages is used to explain the findings.



誌 謝

首先要感謝的是我的指導教授，黃調元博士與林鴻志博士。謝謝你們這幾年來在研究上對我的細心指導，從你們身上我學習到做事應有的態度與研究的精神，令我受益良多。在當研究生這段時間，可以留在林博和黃老師身旁學習真的是讓我覺得是自己非常幸運。

同時還要感謝實驗室的其他夥伴們這幾年來給我的協助。首先感謝李明賢學長的照顧，謝謝你不厭其煩的教導我實驗上的事還有解答我生活中任何疑難雜症，對於剛進入實驗室的我幫助很大。再來還有感謝蘇俊榮學長在實驗上的幫助及研究上的建議，你對於研究的投入、熱忱及態度，都是我學習的榜樣。此外，還要感謝呂嘉裕學長、李耀仁學長、葉冠麟學長、盧文泰學長、林宏年學長、盧景森學長、林哲民學長、張伊鋒學長、藍文廷學長、李聰杰學長、房新原學長、林賢達學長們所給予的關懷與鼓勵。再來是同期的碩班夥伴們：趙志誠、謝雨霖、蔡銑泓、黃健銘、洪振家、呂建松，雖然你們早已畢業，但是曾經有過的情誼是無法輕易被抹滅的。而陪伴我四年的同學「徐行徽」，這些和你一起相處的日子，不論是在研究上或生活上，我從你身上學習到不少，而且我相信實驗室在你的帶領之下將來一定可以把 ADTL 的名號給發揚光大的。還有感謝我帶過的學弟們：王偉銘和洪文強，你們自主獨立的能力讓我在做研究時可以很專心並且你們認真的實驗態度與研究精神，身為帶你們的學長覺得很榮幸。再來我要感謝陳威臣學

弟，謝謝你每次都能不厭其煩的回答我英文方面的問題。還有我要謝謝蔡子儀、黃育峯、王子銘、黃建富、李克慧、Ally、大雄、小強、大偉、璋璋、林漢仲和球神等學弟妹們。由於你們的陪伴，讓我在研究所這段期間不感到寂寞並且充滿了歡樂，謝謝你們。接下來感謝我身旁的朋友們。謝謝美秀、妮瑩、鈺芳、宣如、佳鴻、光胤、竣祥、阿貴、阿志、洋A等。由於你們的鼓勵與打氣，讓我的碩士論文得以夠順利完成。

最後要感謝是我最重要的家人。感謝老爸、老母，謝謝你們提供我無虞的生活條件，讓我可以專注地安心學習，希望我的表現會讓你們感到驕傲；也感謝我兩個弟弟凱堯和耀仁，你們默默給予我的支持，還有不時的關心，也是讓我完成學業的最大功臣。而要感謝的人太多了，或許有沒提到的人，但你們在我心中依然佔了很重要的位置，在這裡獻上最誠摯的歉意與最大的感謝，謝謝你們，謝謝。

張凱翔

誌于風城交大 2008

CONTENTS

ABSTRACT (In Chinese)	I
ABSTRACT (In English)	III
ACKNOWLEDGMENT (In Chinese)	V
CONTENTS	VII
LIST OF FIGURE CAPTIONS	IX

CHAPTER 1 INTRODUCTION

1.1 An overview of Low-Temperature Polycrystalline Silicon Thin-Film Transistors (LTPS-TFTs).....	1
1.2 Reliability Issues in LTPS TFTs	4
1.3 Motivation.....	6
1.5 Thesis Organization	8



CHAPTER 2 DEVICE FABRICATION AND HC-TFTs UNDER DC STRESS

2.1 Device Fabrication and Operation Principle of HCTFT	9
2.2 Device Measurement and DC Stress Conditions	10
2.3 Degradation Mechanism in Poly-Si TFTs under Static Stress	11
2.4 Results and Discussion	12

CHAPTER 3 HC-TFTs UNDER AC STRESS

3.1 Experiment Setup and AC Stress Conditions.....	16
3.2 Trap Density-of-state (DOS) Analysis	17
3.3 Degradation Induced by AC Stress with Pulsed Gate-Voltage	19
3.3.1 Effects of frequency and duty cycle.....	19
3.3.2 Effects of rising and falling time	22
3.3.3 Degradation mechanism in poly-Si TFTs under AC stress	23
3.4 Degradation Induced by AC Stress with Pulsed Drain-Voltage.....	24

CHAPTER 4 CONCLUSIONS AND FUTURE WORK

4.1 Conclusions.....	27
4.1 Future Work	28

REFERENCES29
FIGURES.....36



LIST OF FIGURE CAPTIONS

Chapter 2

Fig. 2-1	(a) Top view and (b) (c) operational configurations of the test structure.....	36
Fig. 2-2	Cross-sectional view of the test device.....	37
Fig. 2-3	Schematic illustration of defect creation in the device caused by hot carriers.	37
Fig. 2-4	Subthreshold characteristics of the test transistor before and after DC stressing at V_G/V_D of (a)10V/20V and (b)7.5V/15V for 1000sec.	38
Fig. 2-5	Subthreshold characteristics of (a)S-MT, (b)C-MT, and (c)D-MT transistors contained in the same test structure characterized in Fig. 2-4(b) before and after DC stressing at V_G/V_D of 7.5V/15V for 1000sec.....	39
Fig. 2-6	On-current degradation of test structures under various hot-carrier stress conditions with constant V_G/V_D ratio of 0.5.	40
Fig. 2-7	On-current degradation of test structures as a function of V_G , $V_D=15V$ during stress..	41

Chapter 3

Fig. 3-1	Schematic illustrations of the measurement setup.....	42
Fig. 3-2	Waveforms of the stress pulse generated by pulse generator.....	43
Fig. 3-3	Subthreshold characteristics of TT measured at different temperatures.....	44
Fig. 3-4	Plots of $T \cdot (d \log G / dV_G)$ as a function of $1000/T$	45
Fig. 3-5	Calculated density-of-states as a function of surface band-bending.....	46
Fig. 3-6	Subthreshold characteristics of (a) TT, (b) S-MT, (c) C-MT, and (d) D-MT transistors in the test structure before and after the AC stressing under $V_{G_high}/V_D=7.5V/15V$, $freq.=500kHz$, $tr=tf=100ns$ and total stress time=1000sec.....	47
Fig. 3-7	Subthreshold characteristics of TT (a) before and (b) after AC stress measured under reversed S/D mode.....	48
Fig. 3-8	Subthreshold characteristics of TTs before and after AC stress for 1000s with the frequency of (a) 100kHz and (b) 1MHz.....	49
Fig.3-9	Density-of-states distributions of TTs before and after AC stress for 1000s with the frequency of (a) 100kHz and (b) 1MHz.....	50
Fig. 3-10	On-current degradation of the testers after hot-carrier stressing as a function of duty cycle.....	51
Fig. 3-11	On-current degradation of (a) TTs and (b) D-MTs after hot-carrier stressing as numbers of AC stress cycles.....	52
Fig. 3-12	On-current degradation of the testers after AC stressing, when	

	applying a pulse voltage to gate, as a function of rising time.....	53
Fig. 3-13	On-current degradation of the testers after AC stressing, when applying a pulse voltage to gate, as a function of falling time.	54
Fig. 3-14	On-current degradation of D-MTs with (a) fixed $t_r=100\text{ns}$ and (b) fixed $t_f=100\text{ns}$ after hot-carrier stressing as numbers of AC stress cycles.....	55
Fig. 3-15	Mechanisms of AC stress induced degradation.	56
Fig. 3-16	Subthreshold characteristics of (a) TT, (b) S-MT, (c) C-MT, and (d) D-MT transistors in the test structure before and after the AC stressing under $V_G/V_{D_high}=7.5\text{V}/15\text{V}$, $\text{freq.}=500\text{kHz}$, $t_r=t_f=100\text{ns}$ and total stress time= 1000sec	57
Fig. 3-17	On-current degradation of the testers after AC stressing, when applying a pulse voltage to drain, as a function of rising time.	58
Fig. 3-18	On-current degradation of the testers after AC stressing, when applying a pulse voltage to drain, as a function of falling time.....	59