

國立交通大學

電子工程學系 電子研究所碩士班

碩士論文

一個操作在 1.25 到 6 Gbps

脈衝式時脈資料回復電路



A 1.25~6 Gbps Burst-Mode
Clock and Data Recovery Circuit

研究生 : 徐國慶

指導教授 : 陳巍仁 博士

中華民國九十六年四月

一個操作在 1.25 到 6 Gbps

脈衝式時脈資料回復電路

**A 1.25~6 Gbps Burst-Mode
Clock and Data Recovery Circuit**

研究生 : 徐國慶

Student : Kuo-Ching Hsu

指導教授 : 陳巍仁 教授

Advisor : Prof. Wei-Zen Chen



電子工程學系 電子研究所碩士班

碩士論文

A Thesis

Submitted to Department of Electronics Engineering & Institute of Electronics
College of Electrical and Computer Engineering
National Chiao Tung University
in Partial Fulfillment of the Requirements
for the Degree of Master
In
Electronics Engineering
April 2007

Hsin-Chu, Taiwan, Republic of China

中華民國九十六年四月

一個操作在 1.25 到 6 Gbps

脈衝式時脈資料回復電路

研究生：徐國慶

指導教授：陳巍仁 博士

國立交通大學

電子工程學系 電子研究所碩士班



積體電路技術的快速進步早已經鞭策著低價又便宜的寬頻存取服務的發展，對於發展經濟型高速的光纖用戶網路來說，以被動光纖網路為基礎的光纖到家系統被認為是前景一片看好的。在被動光纖網路中，時脈與資料回復電路在收發機裡扮演一個非常重要的角色，因此，在此應用中，如何實現一個具有快速鎖定的脈衝式時脈與回復電路是一個關鍵性的課題。此外，如何利用較便宜的互補式金屬氧化半導體製程來實現高速的時脈與資料回復器將是可以用相對較低的成本而達到更高傳輸頻寬的不二法門。

在本論文，我們提出一操作在 1.25 到 6 Gbps 且使用「四分之一速率」「四通道」架構的脈衝式時脈與資料回復電路。我們藉由在晶片上結合了一個寬範圍可以供頻帶選擇的鎖相迴路，來達到四分之一時脈技術，鎖相迴路時脈頻率減少四倍，使得壓控震盪器操作頻率設計上可以更加彈性。由於使用四個通道的架構，接收到的串列式資料會自動被回復並

且解多工成四筆平行式資料，此架構不需要額外的解多工器以降低功率消耗。此外，我們會在時脈與資料回復電路前端整合一個寬頻限制放大器讓輸入資料的振幅小到 30mV 也可以處理。

在時脈與資料回復器的追蹤迴路裡面，我們使用一個創新的亞歷山大型的相位偵測器來改善操作速度到 6GHz。在動態式數位濾波器裡面利用二位元搜尋法來達到快速的相位校正，二位元和線性雙模式的搜尋法的操作方式不但可以降低鎖定時間，同時也可以降低追蹤時的抖動量，這在傳統的鎖相迴路式脈衝式時脈與資料回復器是必須有所取捨的。此外，相位內差器的取樣相位精準度高達 1/32 位元時間使得靜態相位誤差最小化。

測試晶片使用標準 $0.18\mu\text{m}$ 互補式金氧半製程技術來製造，量測到的鎖相迴路輸出頻率範圍為 280MHz 到 1.7GHz，峰對峰抖動值分別為 79.6 到 20.2 ps。在操作電壓為單一 1.8V 之下，整個時脈與資料回復器包含輸出緩衝電路的總功率消耗為 78mW。



A 1.25~6 Gbps Burst-Mode Clock and Data Recovery Circuit

Student : Kuo-Ching Hsu

Advisor : Prof. Wei-Zen Chen

**Department of Electronics Engineering and Institute of Electronics
National Chiao-Tung University**

Abstract

The rapid progress in integrated circuit (IC) techniques has spurred the development of low-cost and convenient broadband access services. Fiber-to-the-home (FTTH) system based on passive optical network (PON) is considered as a promising technology for deploying economically high-speed subscriber networks. In the passive optical network, clock and data recovery (CDR) circuit plays an important role in the transceiver. Thus, how to realize a burst-mode CDR with rapid lock time is a critical issue in this application. Besides, implementing the high speed CDR in an inexpensive CMOS technology is the key to enable higher bandwidth communications at a relatively lower cost.

In this thesis, a 1.25~6 Gbps burst-mode CDR circuit with quarter-rate four-channel architecture is proposed. Quarter-rate clocking technique is exploited by incorporating the on-chip wide-range phase locked-loop (PLL). The clock frequency can be reduced by a factor of 4 so as to relax the operating speed of the VCO. By means of four-channel topology, the received serial data stream can be recovered and demultiplexed into four parallel channels. Thus no extra de-multiplexer is needed to save power consumption. Besides, incorporating with a broad-band

limiting amplifier in the front-end, the input sensitivity level of the CDR can be as low as 30mV.

In the CDR tracking loop, a novel Alexander phase detector (PD) is proposed to improve the operation frequency up to 6GHz. Rapid phase acquisition is achieved by employing binary search algorithm along with the dynamic digital loop filter. The dual-mode operation of the loop filter not only reduces the lock time but also the tracking jitter, which must be severely compromised in a conventional PLL-based CDR. Moreover, the sampling phase resolution in the phase interpolator (PI) can be up to 1/32UI to minimize the static phase error.

The test chip is fabricated in a standard 0.18- μ m CMOS technology. The measured PLL output frequency ranges from 280MHz to 1.7GHz, whose peak-to-peak jitter is about 79.6 ps and 20.2 ps respectively. The whole CDR circuit, including output buffers, dissipates 78mW from a single 1.8V power supply.



誌 謝

首先要感謝指導教授---陳巍仁博士三年來給我鼓勵與細心的指導，使我在研究領域上得到了不少寶貴的經驗，老師不管在研究方面或生活處事上，都讓我收穫很大，對於做事情的態度，老師一直是很積極的，因此在遇到研究瓶頸時，我總是以積極的態度面對。同時也感謝柯明道教授、周世傑教授、郭建男教授等口試委員們撥空來參加口試，以及給一些寶貴的意見使我的論文能夠更完整。

我想我還需要感謝的是我的家人，爸爸雖然生病但是仍然一直很支持我，媽媽也能夠體諒我的忙碌，姊姊在我研究所求學過程一擔肩負起家庭生計，謝謝你們長久以來無怨無悔的付出和關懷，讓我可以堅持我的理想。我以你們為榮，希望將來你們都能以我為榮。要是沒有你們在背後支持我，不會有今天的我，對你們只有衷心的感謝！



接著要感謝許多還在 307 實驗室或已經畢業的學長姊們，我剛進實驗室就幫我下線的小白學長和洪濤學長、碩一一起熬夜打拼的冠勝學長、畢業後仍會常常回來的阿甘學長、教我如何減輕壓力的家華學長、實力超強的宗霖學長和岱原學長、指導我的電感方面諸多問題的玟蕙學姊、仍在為博班打拼的台佑學長、指導我 CDR 電路諸多問題的進元學長和建文學長、另外還有騰毅、大新、偉茗、建文，還有其他研究群很多關心我畢業狀況的阿傑、淵文、吳諭、熒哥、煒明、榮昇…等等學長們。其中我最要感謝的是還在為博班打拼的建文學長和已經有工作經驗的威文學弟，他們在我研究遇到瓶頸或困難的地方幫忙我，不管是電路或量測方面的問題，都給予我相當多的協助，沒有他們，我的論文不會完成得這麼順利。

另外，還有從碩一就開始一起打拼的實驗室同學們，怡凱、志遠、汝玉、豪傑、宛儀、佳惠、泰翔、芳綾、資閔、允斌、必超、仲朋、宇軒…等等，以及那些無緣的立龍、志賢、岳勳、信文、品超等同學們。還有從碩二加入實驗室的松諭、巧伶、宗諭、世豪、晏維、順維、柏宏、國忠、維德、廷偉、萬謙、震海哥…等等，以及碩三時加入實驗室的新血威文、有儀、宗恩、昕華、國維、國權、建名、世範、紹岐、威宇、期聖、政邦、亭州、柏硯…等等，由於他們的鼓勵和幫忙，讓我這碩士生涯增添不少美好的回憶，不管歡笑或淚水，我們都一起渡過。

千言萬語道不盡我對大家的感謝，一切盡在不言中。

徐國慶

于 風城交大

96 年 春



Table of Contents

Abstract (Chinese) -----	i
Abstract (English)-----	iii
Acknowledgement-----	v
Table of Contents -----	7
List of Figures-----	12
List of Tables -----	17
Chapter 1 Introduction -----	1
1.1 Why Clock and Data Recovery -----	1
1.2 Passive Optical Network Introduction -----	3
1.3 Specifications -----	6
1.3.1 Data Rate -----	6
1.3.2 Lock Time -----	7
1.3.3 Jitter Performance -----	7
1.3.4 Mask of Eye Diagram for Upstream Transmission --	8
1.4 Target Specification of Proposed CDR -----	9
1.5 Thesis Organization -----	10
Chapter 2 Categories of Burst-Mode Clock and Data Recovery -----	11
2.1 PLL-Based Burst-Mode CDR -----	12

2.2	Oversampling-Based Burst-Mode CDR -----	13
2.3	GVCO-Based Burst-Mode CDR -----	17

Chapter 3 A Burst-Mode Clock and Data Recovery Circuit -----21

3.1	Proposed CDR Topology -----	21
3.2	Bang-Bang Phase Detector ----- 24	
3.2.1	Conventional Bang-Bang Phase Detector -----24	
	CDR Tracking Method -----25	
	Timing Diagram of Conventional Alexander PD ---26	
3.2.2	Proposed Bang-Bang Phase Detector -----28	
	Timing Diagram of Proposed Alexander PD -----31	
3.2.3	Delay Time Comparison -----32	
3.2.1	Proposed Dynamic Digital Loop Filter -----33	
3.2.2	Binary Search Algorithm ----- 36	
3.2.3	5-bit SAR Controller -----37	
3.2.4	Proposed 31-bit DAC Controller -----39	
3.2.5	Programmable Counter -----42	
3.3	Dynamic Digital Loop Filter -----33	
3.4	Phase Interpolator with DAC -----43	
3.4.1	Phase Interpolator Core -----43	
3.4.2	DAC and Quadrant Selection ----- 44	
3.4.3	Orthogonal Interpolated Phase Analysis -----46	

3.4.4	Phase Interpolator Core and PLL Interface -----	48
3.5	Finite State Machine for Phase Rotation -----	50
3.5.1	Phase Rotation Method -----	50
3.5.2	Finite State Machine Implementation -----	53
3.6	Pre-Amplifier -----	55
3.7	Data Retiming and Output Buffer -----	57
3.7.1	Data Retiming and Synchronization -----	57
3.7.2	Data Output Buffer -----	59
3.8	Phase Arrangement for Whole Four-channel CDR System	
		-----59
3.9	CDR Behavior Model -----	61
3.9.1	CDR Behavior Verification by Matlab Simulink -----	61
3.9.2	CDR Behavior Verification by Verilog -----	65
3.10	CDR Simulation Result -----	67

Chapter 4	Phase-Locked Loop with Automatic Band Selection -----	70
4.1	The Topology of Phase-Locked Loop -----	70
4.2	Voltage-Controlled Oscillator -----	74
4.2.1	Voltage-Controlled Oscillator Core -----	74
4.2.2	Voltage-Controlled Oscillator Buffer -----	75
4.3	Divider -----	76

4.4 Phase and Frequency Detector -----	77
4.5 Charge Pump and Loop Filter -----	79
4.6 Band Selection Method -----	80
4.7 Comparator -----	81
4.8 Up / Down Counter -----	82
4.9 Current-Steering DAC -----	83
4.10 Reference Frequency Pre-Amplifier -----	83
4.11 Simulation Result -----	84
Chapter 5 Experimental Result -----	88
5.1 Layout -----	88
5.2 Test Consideration -----	91
5.1.1 Testing Board -----	91
5.1.2 Testing Environment Setup -----	93
5.3 Experimental Result -----	94
Chapter 6 Conclusion and Future Work -----	104
6.1 Benchmark -----	104
6.2 Conclusion -----	106
6.3 Future Work -----	107
Appendix A Jitter Analysis -----	108
A.1 Bit Error Rate Analysis -----	109

A.2 Jitter Tolerance -----	114
A.3 Jitter Transfer -----	120
A.4 Jitter Generation -----	121
Appendix B Logic Implementation -----	122
B.1 Conventional TSPC-Type DFF -----	122
B.2 DFF with Embedded Logic Gate -----	124
B.2.1 D-Flip-Flop with Embedded NAND -----	125
B.2.2 D-Flip-Flop with Embedded NOR -----	126
B.2.3 D-Flip-Flop with Embedded XOR -----	128
B.3 Basic Logic Gate Implementation -----	128
B.3.1 NAND Logic -----	128
B.3.2 NOR Logic -----	129
B.3.3 XOR Logic -----	130
References -----	132
Resume -----	136

List of Figures

Fig. 1-1	The Functionality of Clock and Data Recovery (CDR) Circuit	2
Fig. 1-2	General Architecture of A Gigabit Ethernet PON System	5
Fig. 1-3	Burst-Mode Transceiver Architecture	5
Fig. 2-1	Phase-Locked-Loop-Based CDR Topology	13
Fig. 2-2	Oversampling-Based Burst-Mode CDR Topology	14
Fig. 2-3	Timing Diagram of Oversampling-Based CDR	15
Fig. 2-4	Maximum Cycles of Control Logic “C” of Oversampling-Based CDR (within Different Specifications of Data Rate for GPON)	17
Fig. 2-5	Gated-VCO-Based Burst-Mode CDR Topology	18
Fig. 2-6	Gated-VCO Composed of NAND Gates with “VCO_EN” Control	19
Fig. 2-7	Control State Flow Diagram of GVCO-Based CDR	19
Fig. 3-1	Whole CDR Topology	23
Fig. 3-2	Conventional Alexander Phase Detector Architecture	25
Fig. 3-3	(a) Clk Early Condition (b) Clk Late Condition (c) Clk Alignment Condition	25
Fig. 3-4	Timing Diagram of conventional Alexander phase detector (a) Clk early condition (b) Clk late condition	27
Fig. 3-5	Proposed Alexander Phase Detector (Type-I)	29
Fig. 3-6	Proposed Alexander Phase Detector (Type-II)	30
Fig. 3-7	(a) Conventional TSPC-Type DFF (b) Proposed TSPC-Type DFF with Embedded XOR Gate	30
Fig. 3-8	Timing Diagram of Proposed Alexander Phase Detector (a) Clk Early Condition (b) Clk Late Condition	31
Fig. 3-9	(a) The Architecture of Proposed Dynamic Digital Loop Filter (b) Proposed Dynamic Digital Loop Filter operates at Binary Search Mode (c) Proposed Dynamic Digital Loop Filter operates at Linear Search Mode	34
Fig. 3-10	(a) An Example of 4-times Binary Search Expression in I-Q Circle (b) An Example of 4-times Binary Search Expression with 31 Registers	36
Fig. 3-11	(a) The Switch-Type Architecture of 5-bit Programmable SAR Controller (b) The Mux-Type Architecture of 5-bit Programmable SAR Controller (c) The 5-bit Programmable SAR Controller operates as Shift Register (d) The 5-bit Programmable SAR Controller operates when Program = 0	

(e) The 5-bit Programmable SAR Controller operates when Program = 1	37
Fig. 3-12 (a) Switch Array to choose different steps according to Binary Search Times	
(b) Switch Array Implementation for (a)	
(c) The schematic of 31-bit DAC Controller Implementation	40
Fig. 3-13 (a) Programmable Counter Expression controlled by Loop-Program	
(b) The schematic of Programmable Counter Implementation	42
Fig. 3-14 Phase Interpolator Core	44
Fig. 3-15 Digital-to-Analog Converter and Quadrant Selection	45
Fig. 3-16 The Relationship between Orthogonal Interpolated Phase and Uniform Phase	46
Fig. 3-17 (a) The Comparison of Orthogonal Interpolated Phase Steps with Uniform Phase Steps	
(b) The Phase Error between Orthogonal Interpolated Angle and Uniform Phase Angle	47
Fig. 3-18 (a) The Topology of Phase Interpolator Core and PLL Interface	
(b) The Schematic of Phase Interpolator Input CML Buffer	
(c) The Schematic of Duty Cycle Correction Output Buffer	49
Fig. 3-19 Phase Rotation Condition	51
Fig. 3-20 The Architecture of the Phase Rotation controlled by FSM	52
Fig. 3-21 (a) The State Diagram of Phase Rotation Method (b) K-Map of the State	
(c) K-map of Q-Bit [1] (Q_1)	
(d) K-map of Q-Bi [0] (Q_2)	
(e) Finite State Machine Implementation	53
Fig. 3-22 (a) The Architecture of the Pre-Amplifier	
(b) The Circuit Schematic of Limiting Amplifier (LA)	
(c) The Circuit Schematic of CML to CMOS Buffer	56
Fig. 3-23 (a) The Configuration of Data Retiming and Synchronization	
(b) Timing Diagram of Data Retiming and Synchronization	58
Fig. 3-24 The Schematic of Data Output Buffer	59
Fig. 3-25 The Topology of Whole Four-Channel CDR System with Phase Arrangement	60
Fig. 3-26 (a) Whole CDR Behavior Building Model by Simulink	
(b) Bang-Bang Phase Detector Behavior Building Model	
(c) Programmable Counter Behavior Building Model	
(d) SAR Controller Behavior Building Model	
(e) One Cell of DAC Controller Behavior Building Model	
(f) DAC Controller Behavior Building Model	
(g) DAC and Phase Interpolator Behavior Building Model	

(h) PRBS Generator Behavior Building Model -----	61
Fig. 3-27 The Lock Time Verification of Whole CDR by Matlab Simulink -----	65
Fig. 3-28 (a) The Lock Time Verification of Whole CDR by Verilog	
(b) Frequency Offset Tolerance Verification of Whole CDR by Verilog	
(c) Maximum Zero-Block Tolerance Verification of Whole CDR by Verilog -----	66
Fig. 3-29 (a) The Lock Time Verification of Whole CDR by HSPICE	
(b) The Correct Four-Parallel Recovered Data (after Retiming)	
(c) The Eye Diagram for Recovered Data (after De-multiplexer) -----	68
Fig. 4-1 (a) The Topology of Phase-Locked Loop with Band Selection	
(b) 31 Frequency Bands with Low K_{VCO} for Band Selection -----	72
Fig. 4-2 Simulated Open Loop Frequency Response of Phase-Locked Loop -----	74
Fig 4-3 (a) The Topology of Four-Stage Negative-Skew Ring Oscillator	
(c) The Circuit Schematic of Each Delay Cell in (a) -----	75
Fig 4-4 The Circuit Schematic of Voltage-Controlled Oscillator Buffer -----	76
Fig. 4-5 (a) The Topology of TSPC-type Divided-by-4 Divider	
(b) The Circuit Schematic of (a) -----	76
Fig. 4-6 (a) The Topology of Tri-state Phase and Frequency Detector	
(b) The State Diagram of Tri-state Phase and Frequency Detector	
(c) The Circuit Schematic of (a)	
(d) The Characteristic Output of Tri-state Phase and Frequency Detector	
	77
Fig. 4-7 The Circuit Schematic of Charge Pump with Loop Filter -----	79
Fig. 4-8 The Topology of Band Selection Implementation -----	80
Fig. 4-9 (a) The Circuit Schematic of Comparator	
(b) The Circuit Schematic of CML-to-CMOS Buffer -----	81
Fig. 4-10 (a) The Circuit Schematic of 5-bit Up/Down Counter	
(b) The Circuit Schematic of High Threshold Voltage Level (HTVL) -----	82
Fig. 4-11 The Circuit Schematic of Current-Steering Digital-to-Analog Converter	
	83
Fig. 4-12 (a) The Topology of Reference Frequency Pre-Amplifier	
(b) The Circuit Schematic of (a) -----	84
Fig. 4-13 Voltage-controlled oscillator with 31 Bands Simulation Result (TT) -----	85
Fig. 4-14 8 Phase Transient Simulation Result -----	85
Fig. 4-15 FFT Simulation Result for Whole PLL @ 1.8 GHz (TT , FF , SS) -----	86
Fig. 4-16 Transient Simulation Result for Whole PLL -----	86
Fig. 5-1 (a)The Chip Layout View with 58 pins	
(b) The Chip Photo View with Floor Plane -----	89

Fig. 5-2	The Top View of (a) AC Board (b) DC Board -----	93
Fig. 5-3	Testing Environment Setup -----	94
Fig. 5-4	(a) PLL Output Spectrum @ 311MHz (b) Peak-to-peak Jitter : 79.6 psec-----	95
Fig. 5-5	(a) PLL Output Spectrum @ 625MHz (b) Peak-to-peak Jitter : 55.1 psec-----	96
Fig. 5-6	(a) PLL Output Spectrum @ 750MHz (b) Peak-to-peak Jitter : 48.9 psec-----	97
Fig. 5-7	(a) PLL Output Spectrum @ 1GHz (b) Peak-to-peak Jitter : 39.1 psec -----	98
Fig. 5-8	(a) PLL Output Spectrum @ 1.25GHz (b) Peak-to-peak Jitter : 38.7 psec-----	99
Fig. 5-9	(a) PLL Output Spectrum @ 1.5GHz (b) Peak-to-peak Jitter : 26.6 psec-----	100
Fig. 5-10	(a) PLL Output Spectrum @ 1.7GHz (b) Peak-to-peak Jitter : 20.2 psec-----	101
Fig. 5-11	(a) PLL Output Waveform @ 1.5GHz (b) PLL Output is locked with f_{REF} -----	102
Fig.A-1	All Kinds of Jitter in Whole CDR System -----	110
Fig.A-2	The Probability Density Function of the Input Data Jitter -----	112
Fig.A-3	Bit Error Rate (BER) versus Phase Interpolator Resolution (k) -----	114
Fig.A-4	The Jitter Frequency modulates the Data Rate (I) -----	115
Fig.A-5	The Jitter Frequency modulates the Data Rate (II) -----	116
Fig.A-6	Jitter Tolerance with Different Zero Block Tolerance -----	119
Fig.B-1	(a) Conventional DFF Circuit Implementation (b) DFF with LOAD Logic Symbol (c) DFF with LOAD Circuit Implementation (d) DFF with LOADB Logic Symbol (e) DFF with LOAD Circuit Implementation (f) DFF with RESET Logic Symbol (g) DFF with RESET Circuit Implementation -----	123
Fig.B-2	(a) DFF with embedded NAND Circuit Implementation (b) DFF with embedded NAND and LOAD Logic Symbol (c) DFF with embedded NAND and LOAD Circuit Implementation (d) DFF with embedded NAND and LOADB Logic Symbol (e) DFF with embedded NAND and LOADB Circuit Implementation ---	125
Fig.B-3	(a) DFF with embedded NOR Circuit Implementation (b) DFF with embedded NOR and LOAD Logic Symbol	

(c) DFF with embedded NOR and LOAD Circuit Implementation	
(d) DFF with embedded NOR and LOADB Logic Symbol	
(e) DFF with embedded NOR and LOADB Circuit Implementation ---127	
Fig.B-4 (a) DFF with embedded XOR Logic Symbol	
(b) DFF with embedded XOR Circuit Implementation -----128	
Fig.B-5 (a) 2-Input NAND Gate Logic Symbol	
(b) 2-Input NAND Gate Circuit Implementation	
(c) 3-Input NAND Gate Logic Symbol	
(d) 3-Input NAND Gate Circuit Implementation -----129	
Fig.B-6 (a) 2-Input NOR Gate Logic Symbol	
(b) 2-Input NOR Gate Circuit Implementation	
(c) 3-Input NOR Gate Logic Symbol	
(d) 3-Input NOR Gate Circuit Implementation -----130	
Fig.B-7 (a) 2-Input XOR Gate Logic Symbol	
(b) 2-Input XOR Gate Circuit Implementation -----131	



List of Tables

Table 1-1	Specifications of Data Rate -----	6
Table 1-2	Specifications of Lock Time -----	7
Table 1-3	Mask of Eye Diagram for Upstream Transmission -----	8
Table 1-4	Target Specification of Proposed Burst-Mode CDR -----	9
Table 3-1	Phase Arrangement for Whole Four-Channel CDR System -----	60
Table 3-2	Simulated Peak-to-peak Jitter (J _{p-p}) Performance in Three Corner -----	69
Table 4-1	Simulation Result List for Three Corners (TT , FF , SS) -----	85
Table 4-2	Performance Summary for the Whole PLL -----	86
Table 5-1	Pin Assignment -----	91
Table 5-2	Jitter Performance -----	103
Table 6-1	Burst-Mode Clock and Data Recovery Benchmark -----	106

