


# Contents

摘要	i
Abstract	ii
致謝	v
Contents	vi
List of Figures	ix
List of Tables	xii
<b>Chapter 1 Introduction</b>	<b>1</b>
1.1 Motivation.....	3
1.2 Specifications.....	4
1.2.1 IEEE 802.16e 2005	4
1.2.2 Architecture	8
1.3 Organization.....	10
<b>Chapter 2 Circuit Topology</b>	<b>11</b>
2.1 Cascode Class-E PA Topology.....	11
2.1.1 Voltage Stress of A Common-Source Class-E PA	13
2.1.2 Voltage Stress of A Common-Gource Class-E PA	13
2.1.3 Voltage Stress of A Cascode Class-E PA	15



2.2 Loading Network And Harmonic Suppression Technique .....	16
2.2.1 Loading Network with Infinite RF-Choke .....	17
2.2.2 Loading Network with Finite RF-Choke .....	18
2.2.3 Class-E Power Amplifier with A Finite Number of Harmonics [19] .....	19
2.2.4 Loading Network with Second Harmonic Suppression Technique [20] .....	22
2.2.5 Loading Network with Second and Third Order Harmonics Suppression Technique .....	23
2.3 Design Considerations.....	26
2.4 The Analysis of Dissipative Mechanisms.....	31
2.4.1 Dissipative Mechanism Due To The Implemented Switch .....	33
2.4.2 Dissipative Mechanism Due To The Resistive Loss of $L_b$ .....	35
2.4.3 Dissipative Mechanism Due To The Resonant Tank of $L_1$ and $C_1$ .....	35
2.4.4 Drain Efficiency .....	36
<b>Chapter 3 Circuit Simulation And Implementation</b> .....	<b>38</b>
3.1 Layout Considerations.....	38
3.2 Printed Circuit Board (PCB) Design.....	39
3.3 Simulation Results .....	41
3.4 Comparison.....	46
3.5 Measurement Plan .....	48
<b>Chapter 4 Power-Related Behavior Model</b> .....	<b>50</b>
4.1 Modeling of Input Matching Network .....	50
4.2 Modeling of Output Matching Network.....	57
4.3 Behavioral Model of The Implemented Cascode Class-E PA .....	62
<b>Chapter 5 Conclusions And Future Work</b> .....	<b>64</b>



5.1 Summary.....	64
5.2 Future Work.....	65
<b>Bibliography</b>	<b>67</b>
<b>Vita</b>	<b>71</b>



# List of Figures

<b>Figure 1</b>	<b>The frequency band of USA application</b>	<b>6</b>
<b>Figure 2</b>	<b>Polar-loop transmitter for WiMAX TX application.</b>	<b>8</b>
<b>Figure 3</b>	<b>(a) Common-source. (b) Common-gate. (c) Combination of common-source and common-gate into a cascode in order not to provide low impedance load to the driving stage.</b>	<b>12</b>
<b>Figure 4</b>	<b>The schematic of conventional loading network with infinite RF-choke.</b>	<b>18</b>
<b>Figure 5</b>	<b>Class-E power amplifier with various number of harmonics [19]</b>	<b>20</b>
<b>Figure 6</b>	<b>Loading network with second harmonic suppression technique</b>	<b>23</b>
<b>Figure 7</b>	<b>A loading network with 2<sup>nd</sup> and 3<sup>rd</sup> order harmonics suppression technique</b>	<b>24</b>
<b>Figure 8</b>	<b>The Schematic of the implemented cascode Class-E power amplifier</b>	<b>27</b>
<b>Figure 9</b>	<b>Quality factor (Q) of passive component provided by muRata.</b>	<b>30</b>
<b>Figure 10</b>	<b>Input impedance of gate in smith chart.</b>	<b>31</b>
<b>Figure 11</b>	<b>The presented cascode Class-E power amplifier with second and third order harmonics suppression technique.</b>	<b>32</b>
<b>Figure 12</b>	<b>The cascode can be modeled as a shunt capacitor at both gate and drain, a</b>	

turn-on resistance, and an ideal ON/OFF switch	34
Figure 13 The layout of the implemented cascode Class-E power amplifier.	39
Figure 14 Layer stack-up of PCB board.	40
Figure 15 PCB with Chabyshev filter input matching.	41
Figure 16 PCB without passive input matching.	41
Figure 17 Schematic on RFDE.	42
Figure 18 Gate-to-drain voltage of common-gate stage.	43
Figure 19 PAE vs. frequency	43
Figure 20 Output power vs. frequency.	43
Figure 21 Second and third order harmonics suppression.	44
Figure 22 Schematic of common-source Class-E PA.	44
Figure 23 The PAE result of Common-source Class-E PA.	45
Figure 24 The output power result of Common-source Class-E PA.	45
Figure 25 The gate-to-drain voltage stress of Common-source Class-E PA.	46
Figure 26 Measure the S2P files of the input and output probes with the through calibration kit.	48
Figure 27 Measurement setup.	49
Figure 28 The schematic of the implemented circuit package version.	51
Figure 29 The schematic of input matching network.	52

<b>Figure 30</b>	<b>The cursory behavioral model of the input matching network.</b>	<b>52</b>
<b>Figure 31</b>	<b>The cursory behavioral model of the input matching network.</b>	<b>53</b>
<b>Figure 32</b>	<b>The comparison of S parameter between the transistor level and proposed behavioral model. (a) S parameter comparison in decibel (dB); (b) S parameter comparison in phase (degree).</b>	<b>54</b>
<b>Figure 33</b>	<b>The comparison of input impedance between the transistor level and the proposed behavioral model. (a) The input impedance comparison in real part; (b) The input impedance comparison in image part.</b>	<b>54</b>
<b>Figure 34</b>	<b>The real part of impedance comparison with input power ranging from 8dBm to 13dBm.</b>	<b>56</b>
<b>Figure 35</b>	<b>The image part of impedance comparison with input power ranging from 8dBm to 13dBm.</b>	<b>56</b>
<b>Figure 36</b>	<b>The schematic of output impedance matching network.</b>	<b>58</b>
<b>Figure 37</b>	<b>The simplified behavioral model of output impedance matching network.</b>	<b>59</b>
<b>Figure 38</b>	<b>The comparison of S parameter between the transistor level and proposed behavioral model.(a) S parameter comparison in decibel (dB); (b) S parameter comparison in phase (degree).</b>	<b>60</b>
<b>Figure 39</b>	<b>The real part of output impedance comparison with input power ranging from 8dBm to 13dBm.</b>	<b>61</b>



**Figure 40** The image part of output impedance comparison with input power ranging from 8dBm to 13dBm. **61**



# List of Tables

<b>Table 1.</b>	<b>PHY channel spacing.</b>	<b>6</b>
<b>Table 2.</b>	<b>Power classes profiles of OFDM.</b>	<b>7</b>
<b>Table 3.</b>	<b>Power classes profiles of OFDMA.</b>	<b>7</b>
<b>Table 4.</b>	<b>Maximum <math>V_{GS}</math> and <math>V_{GD}</math> stress for each case and assuming the input signal <math>V_{in}</math> ranging from <math>-V_{DD}</math> to <math>V_{DD}</math> and gate biased at threshold voltage without any designation.</b>	<b>12</b>
<b>Table 5.</b>	<b>Maximum achievable efficiencies with the use of all harmonics through a highest given order</b>	<b>21</b>
<b>Table 6.</b>	<b>Comparison table of CMOS Class-E PAs</b>	<b>47</b>
<b>Table 7.</b>	<b>Comparison table of harmonics suppression.</b>	<b>47</b>
<b>Table 8.</b>	<b>Variances of input impedance between the simplified model and transistor level.</b>	<b>57</b>
<b>Table 9.</b>	<b>Variances of output impedance between the simplified model and transistor level.</b>	<b>62</b>