


# Bibliography

---

- [1] ISO/IEC JTC1, “Coding of moving pictures and associated audio for digital storage media at up to about 1,5 Mbit/s -- Part 2: Video,” ISO/IEC 11172 (MPEG-1), 1993.
- [2] ITU-T and ISO/IEC JTC 1, “Generic coding of moving pictures and associated audio information – Part 2: Video,” ITU-T Rec. H.262 – ISO/IEC 13818-2 (MPEG-2), Nov. 1994.
- [3] ISO/IEC JTC1, “Coding of audio-visual objects – Part 2: Visual,” ISO/IEC 14496-2 (MPEG-4 Part 2), Apr. 1999.
- [4] ITU-T, “Video codec for audiovisual services at p×64 kbits/s,” ITU-T Rec. H.261 v1: Nov 1990, v2: Mar. 1993.
- [5] ITU-T, “Video coding for low bit rate communication,” ITU-T Rec. H.263 v1: Nov. 1995, v2: Jan 1998, v3: Nov. 2000.
- [6] Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification (ITU-T Rec. H.264 | ISO/IEC 14496-10 AVC), May, 2003.
- [7] Audio Video coding Standard Workgroup of China (AVS), <http://www.avc.org.cn/en/>
- [8] S. Srinivasan, P. Hsu, T. Holcomb, K. Mukerjee, S. L. Regunathan, B. Lin, J. Liang, M. C. Lee and J. Ribas-Corbera, “Windows Media Video 9: overview and applications”, *Signal Processing: Image Communication 19*, pp. 851–875, 2004.
- [9] T. Sikora, “Trends and Perspectives in Image and Video Coding,” *Proceedings of the IEEE*, vol. 93, no. 1, pp. 6–17, Jan. 2005.
- [10] B. G. Haskell, A. Puri, and A. N. Netravali, “Digital Video: An Introduction to MPEG-2,” *Digital Multimedia Standards Series*, London, U.K.: Chapman & Hall, 1997.
- [11] P. N. Tudor, “MPEG-2 video compression,” *Electronics & Communication Engineering Journal*, pp. 257–264, Dec. 1995.
- [12] Gary J. Sullivan and T. Wiegand, “Video Compression – From Concepts to the H.264/AVC Standard,” *Proceedings of the IEEE*, vol. 93, no. 1, pp. 18–31, Jan. 2005.
- [13] V. Lappalainen, A. Hallapuro, and T. D. Hamalainen, “Optimized Implementation of Emerging H.26L Video Decoder on Pentium III,” in *Proc. 5th WSES*, July 2001.

- [14] V. Iverson, J. McVeigh and B. Reese, "Real-time H.24-AVC codec on Intel architectures," *IEEE International Conference on Image Processing (ICIP'04)*, vol. 2, pp. 757–760, Oct. 2004
- [15] K. Ramkishor and V. Gunashree, "Real Time Implementation of MPEG-4 Video Decoder on ARM7TDMI," in *Proc. IEEE International Symposium on Intelligent Multimedia, Video, and Speech Processing*, pp. 522–526, May 2001.
- [16] M.-H. Zhou and R. Tallurt, "DSP-Based Real Time Video Decoding," in *Proc. IEEE International Conference on Consumer Electronics*, pp. 296–297, 1999.
- [17] L. Bolcioni, M. Borgatti, M. Felici, R. Rambaldi, and R. Guerrieri, "A Low-Power, Voice-Controlled, H.263 Video Decoder for Portable Applications," *IEEE Journal of Solid-State Circuits*, vol. 33, no. 11, pp. 1810–1819, Nov. 1998.
- [18] <ftp://ftp.lis.e-technik.tu-muenchen.de/pub/iprof/>, "Iprof ftp server".
- [19] T.-C. Chen, C.-J. Lian and L.-G. Chen, "Hardware architecture design of an H.264/AVC video codec," *IEEE Asia and South Pacific Conference on Design Automation*, pp. 750–757, Jan. 2006.
- [20] M. Takahashi *et al.*, "A 60-mW MPEG4 Video Codec Using Clustered Voltage Scaling with Variable Supply-Voltage Scheme," *IEEE Journal of Solid-State Circuits*, vol. 33, no. 11, pp. 1772–1780, Nov. 1998.
- [21] T. Hashimoto *et al.*, "A 27-MHz/54-MHz 11-mW MPEG-4 Video Decoder LSI for Mobile Applications," *IEEE Journal of Solid-State Circuits*, vol. 37, no. 11, pp. 1574–1581, Nov. 2002.
- [22] C.-C. Lin, J.-I. Guo, H.-C. Chang, Y.-C. Yang, J.-W. Chen, M.-C. Tsai and J.-S. Wang, "A 160kGate 4.5kB SRAM H.264 Video Decoder for HDTV Applications," in *ISSCC Dig. Tech. Papers*, pp. 406–407, 662, Feb. 2006.
- [23] T.-M. Liu, T.-A. Lin, S.-Z. Wang, W.-P. Lee, K.-C. Hou, J.-Y. Yang and C.-Y. Lee, "A 125- $\mu$ W, Fully Scalable MPEG-2 and H.264/AVC Video Decoder for Mobile Applications," *ISSCC Dig. of Tech. Papers*, pp. 402–403, Feb. 2006.
- [24] S.-M. Sun, T.-M. Liu and C.-Y. Lee, "A Self-Grouping and Table-Merging Algorithm for VLC-Based Video Decoding System," *IEEE Asia-Pacific Conference on Circuits and Systems (APCCAS'06)*, pp. 1568–1572, Dec. 2006.
- [25] C.-H. Li, C.-C. Chen, W.-C. Su, M.-J. Wang, W.-H. Peng, G.-G. Lee and T. Chiang, "An Unified Systolic Architecture for Combined Inter and Intra Predictions in H.264/AVC Decoder," *International Conference on Communications and Mobile Computing*, pp. 73–78, July 2006.
- [26] J.-H. Park, S.-H. Lee, K.-S. Lim, J.-H. Kim, S. Kim, "A Flexible Transform Processor Architecture for multi-CODECs (JPEG, MPEG-2, 4 and H.264)," *IEEE International Symposium on Circuits and Systems (ISCAS'06)*, pp. 5347–5350, May 2006.

- [27] “IEEE Standard Specifications for the Implementation of 8×8 Inverse Discrete Cosine Transform,” *IEEE Std. 1180-1990*, Dec. 1990.
- [28] Hsieh S. Hou, “A Fast Recursive Algorithm for Computing the Discrete Cosine Transform,” *IEEE Trans. Acoustics, Speech, and Sig. Processing*, vol. 35, no. 10, pp. 1455–1461, Oct. 1987.
- [29] M. Potkonjak, M.-B. Srivastava, and A.-P. Chandrakasan, “Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination,” *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 15, Issue 2, pp. 151–165, Feb. 1996.
- [30] S.-Z. Wang, T.-A. Lin, T.-M. Liu and C.-Y. Lee, “A New Motion Compensation Design for H.264/AVC Decoder,” *IEEE International Symposium on Circuit and System (ISCAS’05)*, pp. 4558–4561, May 2005.
- [31] P. List, A. Joch, J. Lainema, G. Bjøntegaard and M. Karczewicz, “Adaptive Deblocking Filter,” *IEEE Trans. on Circuits and Systems for Video Technology*, Vol. 13, pp. 614–619, July 2003.
- [32] S.-D. Kim, J. Yi, H.-M. Kim and J.-B. Ra, “A Deblocking Filter with Two Separate Modes in Block-based Video Coding,” *IEEE Trans. on Circuits and Systems for Video Technology*, Vol. 9, Issue: 1, pp. 156–160, Feb. 1999.
- [33] A. Kaup, “Reduction of ringing noise in transform image coding using simple adaptive filter,” *IEEE Electronics Letters*, Vol. 34, Issue: 22, pp. 2110–2112, 29 Oct. 1998.
- [34] X. Sun, F. Wu, S. Li and W. Gao, “In-Loop Deblocking Filter for Block-based Video Coding,” *IEEE International Conference on Signal Processing*, Vol. 1, pp. 33–36, Aug. 2002.
- [35] Y.-L. Lee and H.-W. Park, “Loop-filtering and Post-filtering for Low Bit-rates Moving Picture Coding”, IEEE International Conference on Image Processing, Vol. 1, pp. 94–98, 1999.
- [36] M.-C. Hong, “An efficient loop/post filter to reduce annoying artifacts of H.26L video coder”, *IEEE International Conference on Consumer Electronics*, pp. 240–241, June 2000.
- [37] Srinivasan *et al.*, “IN-LOOP DEBLOCKING FILTER,” *United State Patent Application Publication*, Pub. No.: US 2005/0013494 A1, Jan. 20, 2005.
- [38] ISO/IEC 14496-2:2001, “Information Technology – Generic Coding of Audio-Visual Object Part 2: Visual”, 3<sup>rd</sup> Ed. Annex F.3 – Post processing for coding noise reduction, Mar. 2003.
- [39] Draft ITU-T Recommendation H.263 Annex J – Deblocking Filter Mode, Jan. 1998.
- [40] Y.-W. Huang, B.-Y. Hsieh, T.-C. Chen and L.-G. Chen, “Analysis, Fast Algorithm, and VLSI Architecture Design for H.264/AVC Intra Frame Coder,” *IEEE Trans. on Circuits and Systems for Video Technology*, pp. 378–401, March 2005.

- [41] S.-H. Wang *et al.*, “A Platform-based MPEG-4 Advanced Video Coding (AVC) Decoder with Block Level Pipelining,” *IEEE Int. Conf. on Joint Conference*, pp. 15–18, Dec. 2003.
- [42] H.-Y. Kang, K.-A. Jeong, J.-Y. Bae, Y.-S. Lee and S.-H. Lee, “MPEG4 AVC/H.264 Decoder with Scalable Bus Architecture and Dual Memory Controller,” *IEEE Int. Symp. on Circuits and Systems*, pp. II-145–II-148, May 2004.
- [43] T.-M. Liu, T.-A. Lin, S.-Z. Wang, W.-P. Lee, K.-C. Hou, J.-Y. Yang and C.-Y. Lee, “An 865- $\mu$ W H.264/AVC Video Decoder for Mobile Applications,” *IEEE Asian Solid-State Circuit Conference (A-SSCC'05)*, pp. 301–304, Nov. 2005.
- [44] M. Toyokura *et al.*, “A Video DSP with a Macroblock-Level-Pipeline and a SIMD Type Vector-Pipeline Architecture for MPEG-2 CODEC,” *IEEE Journal of Solid-State Circuits*, pp. 1474–1481, Dec. 1994.
- [45] T.-M. Liu and C.-Y. Lee, “Memory-Hierarchy-Based Power Reduction for H.264/AVC Video Decoder,” *IEEE International Symposium on VLSI International Symposium on Design, Automation and Test (VLSI-DAT'06)*, pp. 247–250, April 2006.
- [46] S. Wuytack *et al.*, “Formalized Methodology for Data Reuse Exploration for Low-Power Hierarchical Memory Mappings”, *IEEE Transactions on VLSI System*, Vol. 6, No. 4, pp. 529–537, Dec. 1998.
- [47] Micron® Technology Inc. MT48LC2M32B2 64Mb SDRAM. [Online Available]: <http://www.micron.com/products/dram/>
- 
- [48] Y. Hu, A. Simpson, K. McAdoo, and J. Cush, “A high definition H.264/AVC hardware video decoder core for multimedia SoC’s,” in *Proc.of Int. Symposium on Consumer Electronics (ISCE '04)*, pp. 385–389, 2004.
- [49] T.-W. Chen, Y.-W. Huang, T.-C. Chen, Y.-H. Chen, C.-Y. Tsai and L.-G. Chen, “Architecture Design of H.264/AVC Decoder with Hybrid Task Pipelining for High Definition Videos,” *IEEE International Symposium on Circuit and System (ISCAS'05)*, pp. 2931–2034, May 2005.
- [50] J. M. Rabaey, M. Pedram. “Low Power Design Methodologies”, *Kluwer Academic Publishers* 1995.
- [51] N. D. Zervas, K. Masselo, O. G. Koufopavlou, C. E. Goutis, “Power Exploration of Multimedia Applications Realization on Embedded Cores”, *IEEE International Symposium on Circuits and Systems*, Vol. 4, pp. 378–381, June 1999.
- [52] Micron® Technology Inc. The Micron® System-Power Calculator: SDRAM. [Online Available]: <http://www.micron.com/products/dram/syscalc.html>
- [53] Micron® Technology Inc., Mobile DRAM, [Online Available]: <http://www.micron.com/products/mobiledram>

- [54] T. Kirihata, *et al.*, “A 14-ns 14-Mb CMOS DRAM with 300-mW active power,” *IEEE Journal of Solid-State Circuits*, Vol. 27, Issue 9, pp. 1222–1228, Sept. 1992.
- [55] H. J. Oh, *et al.*, “High-density low-power-operating DRAM device adopting 6F2 cell scheme with novel S-RCAT structure on 80nm feature size and beyond,” in *Proceedings of 35th European Solid-State Device Research Conference (ESSDERC’05)*, pp. 177–180, Sept. 2005.
- [56] J. W. Park, *et al.*, “Performance characteristics of SOI DRAM for low-power application,” *IEEE Journal of Solid-State Circuits*, Vol. 34, Issue 11, pp. 1446–1453, Sept. 1999.
- [57] Intel Corp., Intel® VTune Performance Analyzer, [Online Available]: <http://www.intel.com/software/products/vtune/>
- [58] M. Horowitz, A. Joch, F. Kossentini and A. Hallapuro, “H.264/AVC Baseline Profile Decoder Complexity Analysis,” *IEEE Transactions on Circuits and System for Video Technology*, Vol. 13, No. 7, pp. 704–716, July 2003.
- [59] T.-A. Lin, S.-Z. Wang, T.-M. Liu and C.-Y. Lee, “An H.264/AVC Decoder with 4×4-Block Level Pipeline,” *IEEE International Symposium on Circuits and Systems*, pp. 1810–1013, May 2005.
- [60] B. Sheng, W. Gao and D. Wu, “An Implemented Architecture of Deblocking Filter for H.264/AVC”, *IEEE International Conference on Image Processing*, Vol. 1, pp. 665–668, Oct. 2004.
- [61] Y.-W. Huang, T.-W. Chen, B.-Y. Hsieh, T.-C. Wang, T.-H. Chang and L.-G. Chen, “Architecture Design for Deblocking Filter in H.264/JVT/AVC,” *IEEE International Conference on Multimedia and Expo. (ICME’03)*, Vol. 1, pp. I-693–696, July 2003.
- [62] S.-C. Chang, W.-H. Peng, S.-H. Wang and T. Chiang, “A platform based bus-interleaved architecture for de-blocking filter in H.264/MPEG-4 AVC,” *IEEE Transaction on Consumer Electronics*, Vol. 51, Issue: 1, pp. 249–255, Feb. 2005.
- [63] M. Bystrom, S. Kaiser and A. Kopansky, “Soft Source Decoding With Applications,” *IEEE Transactions on Circuits and System for Video Technology*, Vol. 11, No. 10, pp. 1108–1120, Oct. 2001.
- [64] J. Hagenauer and P. Hoeher, “A viterbi algorithm with soft-decision outputs and its applications,” in *Proc. IEEE GLOBECOM*, pp. 1680–1686, Nov. 1989.
- [65] M. Park and D. Miller, “Improved joint source-channel decoding for variable-length encoded data using soft decisions and MMSE estimation,” in *Proc. IEEE Data Compression Conference*, pp. 544, Mar. 1999.
- [66] R. Bauer and J. Hagenauer, “Iterative source/channel-decoding using reversible variable length codes,” in *Proc. IEEE Data Compression Conference*, pp. 93–102, Mar. 2000.
- [67] V. B. Balakirsky, “Joint source-channel coding with variable length codes,” in *Proc. of IEEE International Symposium on Information Technology*, pp. 419, July 1997.

- [68] C. Lamy and O. Pothier, “Reduced complexity Maximum A Posteriori decoding of variable-length codes,” *GLOBECOM ‘01*, vol.2, pp.25–29, Nov. 2001.
- [69] L. Perros-Meilhac and C. Lamy, “Huffman tree based metric derivation for a low-complexity sequential soft VLC decoding,” in *Proc. of International Conference on Communications*, pp. 783–787, vol. 2, Apr. 2002.
- [70] Q. Chen and K. P. Subbalakshmi, “Joint Source-Channel Decoding for MPEG-4 Video Transmission over Wireless Channels,” *IEEE Journal on Selected Areas in Communications*, vol. 21, pp. 1780–1789, Dec. 2003.
- [71] T.-M. Liu, S.-Z. Wang, B.-J. Shieh and C.-Y. Lee, “A New Soft Variable Length Decoder for Wireless Video Transmission,” *IEEE Transactions on Circuits and System for Video Technology*, vol. 17, no. 2, pp. 224–236, Feb. 2007.
- [72] Y. Wang, S. Wenger, J. Wen and A. K. Katsaggelos, “Error resilient video coding techniques,” *IEEE Signal Processing Magazine*, vol. 17, no. 4, pp. 61–82, July 2000.
- [73] D.-W. Redmill and Nick G. Kingsbury, “The EREC: An error-resilient technique for coding variable-length blocks of data,” *IEEE Trans. on Image Processing*, vol. 5, no. 4, pp. 565–574, April 1996.
- [74] M. Chen, Y. He and R. L. Lagendijk, “A Fragile Watermark Error Detection Scheme for Wireless Video Communications,” *IEEE Transaction on Multimedia*, vol. 7, no. 2, pp. 210–211, April 2005.
- [75] E. Khan, S. Lehmann, H. Gunji and M. Ghanbari, “Iterative Error Detection and Correction of H.263 Coded Video for Wireless Networks,” *IEEE Transactions on Circuits and System for Video Technology*, vol. 14, no. 12, pp. 1294–1307, Dec. 2004.
- [76] H.-C. Shyu and J.-J. Leou, “Detection and Concealment of Transmission Errors in MPEG-2 Images—A Genetic Algorithm Approach,” *IEEE Transactions on Circuits and System for Video Technology*, vol. 9, no. 6, pp. 937–948, Sept. 1999.
- [77] S. Shirani, F. Kossentini and R. Ward. “Error Concealment Methods, A Comparative Study.” *IEEE Canadian Conference on Electrical and Computer Engineering*, vol. 2, pp. 835–840, 1999.
- [78] D. A. Huffman, “A method for the construction of minimum-redundancy codes”, in *Proc. IRE*, vol. 40, pp. 1098–1101, Sept. 1952.
- [79] B. Sklar, “Raleigh fading channels in mobile digital communication systems, part I: Characterization,” *IEEE Communications Magazine*, vol. 35, no. 9, pp. 90–100, Sep. 1997.
- [80] Y.-L. Tung, H.-C. Shu and J.-J. Leou, “An Error Detection and Concealment Scheme for H.264 Video Transmission,” *IEEE International Conference on Multimedia and Expo. (ICME’04)*, pp. 1735–1738, 2004.

- [81] H. Shim, N. Chang and M. Pedram, “A compressed frame buffer to reduce display power consumption in mobile systems,” in *Proceedings of ASP-DAC 2004*, pp. 819–824, Jan. 2004.
- [82] Y. Yabe *et al.*, “Compression/decompression DRAM for unified memory systems: a 16 Mb, 200 MHz, 90% to 50% graphics-bandwidth reduction prototype,” in *ISSCC Dig. Tech. Papers*, pp. 342–343, 462, Feb. 1998.
- [83] Y. Joo, Y. Choi, H. Shim, “Energy exploration and reduction of SDRAM memory systems,” *IEEE/ACM Design Automation Conference*, pp. 892–897, June 2002.
- [84] T.-Y. Lee, “A New Frame-Recompression Algorithm and its Hardware Design for MPEG-2 Video Decoders,” *IEEE Transactions on Circuits and System for Video Technology*, vol. 13, no. 6, pp. 529–534, June 2003.
- [85] P.H.N. de With, P.H. Frencken and M. Schaar-Mitrea, “An MPEG decoder with embedded compression for memory reduction,” *IEEE Transaction on Consumer Electronics*, vol. 44, no. 3, pp. 545–555, Aug. 1998.
- [86] T.-C. Chen, Y.-H. Chen, K.-C. Wu and L.-G. Chen, “Hybrid-mode embedded compression for H.264/AVC video coding system,” *International Symposium on Intelligent Signal Processing and Communication Systems*, pp. 257–260, Dec. 2005.
- [87] C.-C. Cheng , P.-C. Tseng, C.-T. Huang and L.-G. Chen, “Multi-Mode Embedded Compression Codec Engine for Power-Aware Video Coding System,” *IEEE Workshop on Signal Processing Systems Design and Implementation*, pp. 532–537, Nov. 2005.
- [88] Jiangtao Wen and Villasenor, J., “Soft-input soft-output decoding of variable length codes,” *IEEE Transactions on Communications*, vol. 50, no. 5, pp. 689–692, May 2002.
- [89] T.-M. Liu and C.-Y. Lee, “An Improved Soft-Input CA VLC Decoder for Mobile Communication Applications,” *IEEE Asia-Pacific Conference on Circuits and Systems (APCCAS’06)*, pp. 583–586, Dec. 2006.
- [90] J. Hagenauer, “Rate-Compatible Puncture Convolutional Codes (RCPC Codes) and their applications”, *IEEE Trans. on Communications*, vol. 36, no. 4, pp. 389–400, April 1988.
- [91] Larzon *et al.*, “The Lightweight User Datagram Protocol (UDP-Lite)”, RFC 3828, July 2004.
- [92] M. Fribe and A. Kaup, “3D-Deblocking for Error Concealment in Block-based Video Decoding Systems,” *Picture Coding Symposium*, April 2006.
- [93] S.-C. Hsia, “An Edge-Oriented Spatial Interpolation for Consecutive Block Error Concealment,” *IEEE Signal Processing Letters*, vol. 11, no. 6, pp. 577–580, June 2004.

- [94] R. Zhang, Y. Zhou and X. Huang, "Content-Adaptive Spatial Error Concealment for Video Communication," *IEEE Transactions on Consumer Electronics*, vol. 50, no. 1, pp. 335–341, Feb. 2004.
- [95] J.-W. Suh, Y.-S. Ho, "Error Concealment based on Directional Interpolation," *IEEE Trans. on Consumer Electronics*, vol. 43, no. 3, pp. 295–302, Aug. 1997.
- [96] L. D. Soares, F. Pereira, "Temporal shape error concealment by global motion compensation with local refinement," *IEEE Transactions on Image Processing*, vol. 15, no. 6, pp. 1331–1348, June 2006.
- [97] Y.-L. Huang and H.-Y. Lien, "Temporal error concealment for MPEG coded video using a self-organizing map," *IEEE Transactions on Consumer Electronics*, vol. 52, no. 2, pp. 676–681, May 2006.
- [98] M.-J. Chen, C.-S. Chen and M.-C. Chi, "Temporal error concealment algorithm by recursive block-matching principle," *IEEE Transactions on Circuits and Systems for Video Technology*, vol. 15, no. 11, pp. 1385–1393, Nov. 2005.
- [99] M. Bhardwaj, R. Min, A. Chandrakasan, "Quantifying and Enhancing Power-Awareness of VLSI Systems," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 9, no. 6, pp. 757–772, Dec. 2001.
- [100] A. Bourge and J. Jung, "Low-power H.264 decoder with graceful degradation," *Visual Communications and Image Processing 2004*, vol. 5308, pp. 372–383, Jan. 2004.
- [101] N. Jayant, "Signal compression: technology targets and research directions," *IEEE J. Select. Areas Communications*, vol. 10, pp. 314–323, June 1992.
- [102] A. Said and W. A. Pearlman, "A new, fast, and efficient image codec based on set partitioning in hierarchical trees," *IEEE Transactions on Circuits and Systems for Video Technology*, vol. 6, no. 3, pp. 243–250, June 1996.
- [103] C.-K. Chan and L.-M. Cheng, "Hiding Data in Images by Simple LSB Substitution," *Pattern Recognition*, vol. 37, no. 3, pp. 469–474, 2004.
- [104] D. Pau *et al.*, "MPEG-2 Decoding with a Reduced RAM Requisite by ADPCM Recompression before Storing MPEG Decompressed Data," *U.S. patent 5 838 597*, Nov. 17, 1998.
- [105] S. J. Choi, J. G. Kim, H. Y. Lyu, and H. S. Park, "Frame memory reduction for MPEG-2/DTV video decoding," in *Proc. Int. Workshop on HDTV'98*, pp. 293–300, 1998.
- [106] Dynalith System, "iPROVE (Intelligent PROtotype Verification Engine): A block design and verification platform," *White Paper*, ver. 0.20, June 2003.
- [107] R. Gonzalez and R. Woods, "Digital Image Processing," *Addison Wesley*, pp 414–428, 1992.

- [108] J. Canny, “A Computational Approach to Edge Detection,” *IEEE Transactions on Pattern Analysis and Machine Intelligence*, vol. 8, no. 6, pp 679–698, Nov. 1986.
- [109] R. Brodersen, A. Chandrakasan, and S. Sheng, “Design techniques for portable systems,” in *ISSCC Dig. Tech. Papers*, pp. 168–169, Feb. 1993.
- [110] M. Kakumu, “Process and device technologies of CMOS devices for low-voltage operations,” *IEICE Trans. Electronics*, vol. E76-C, pp. 672–680, May 1993.
- [111] M. Takahashi, *et al.*, “A 60-mW MPEG4 Video Codec Using Clustered Voltage Scaling with Variable Supply-Voltage Scheme,” *IEEE Journal of Solid-State Circuits*, vol. 33, no. 11, pp 1772–1780, Nov. 1998.
- [112] T. Fujiyoshi, *et al.*, “A 63-mW H.264/MPEG-4 Audio/Visual Codec LSI With Module-Wise Dynamic Voltage/Frequency Scaling,” *IEEE Journal of Solid-State Circuits*, vol. 41, no. 1, pp. 54–62, Jan. 2006.
- [113] T. Kirihata, *et al.*, “A 14-ns 14-Mb CMOS DRAM with 300-mW active power,” *IEEE Journal of Solid-State Circuits*, vol. 27, no. 9, pp. 1222–1228, Sept. 1992.
- [114] H. J. Oh, *et al.*, “High-density low-power-operating DRAM device adopting 6F<sup>2</sup> cell scheme with novel S-RCAT structure on 80nm feature size and beyond,” in *Proceedings of 35<sup>th</sup> European Solid-State Device Research Conference (ESSDERC’05)*, pp. 177–180, Sept. 2005.
- [115] J.-W. Park, *et al.*, “Performance characteristics of SOI DRAM for low-power application,” *IEEE Journal of Solid-State Circuits*, vol. 34, no. 11, pp. 1446–1453, Sept. 1999.
- [116] H. Yamauchi, *et al.*, “A 0.8W HDTV Video Processor with Simultaneous Decoding of Two MPEG-2-MP@HL Streams and Capable of 30frames/s Reverse Playback,” *ISSCC Digest of Technical Papers*, pp. 372–474, Feb. 2002.
- [117] Y.-L. Lee, K.-H. Han, G. J. Sullivan, “Improved Lossless Intra Coding for H.264/MPEG-4 AVC,” *IEEE Trans. on Image Processing*, vol. 15, no. 9, pp. 2610–2615, Sept. 2006.
- [118] J.-H. Nam, *et al.*, “Lossless Video Coding Based on Selective Residual DPCM,” *Picture Coding Symposium*, April 2006.
- [119] C. E. Shannon, “A mathematical theory of communication”, *Bell Syst. Tech. J.*, vol. 27, pp. 379-423-623-656, 1948.
- [120] S. Vembu, S. Verdu, and Y. Steinberg, “The source channel theorem revisited”, *IEEE Trans. on Inform. Theory*, vol. 41, pp. 44–54, Jan. 1995.
- [121] H. Schwarz, D. Marpe and T. Wiegand, “Overview of the Scalable Video Coding Standard,” invited for special issue in *IEEE Trans. on Circuits and Systems for Video Tech.*, March 2007.

- [122] A. Eleftheriadis, O. Shapiro, and T. Wiegand, “Video conferencing using SVC,” *invited for special issue in IEEE Trans. on Circuits and Systems for Video Tech.*, March 2007.
- [123] R. Cazoulat, A. Graffunder, A. Hutter, and M. Wien, “Real-time system for adaptive video streaming based on SVC,” *invited for special issue in IEEE Trans. on Circuits and Systems for Video Tech.*, March 2007.
- [124] S. Pateux, Y.-K. Wang, M. Hannuksela, and A. Eleftheriadis, “System and transport interface of the emerging SVC standard,” *invited for special issue in IEEE Trans. on Circuits and Systems for Video Tech.*, March 2007.
- [125] S. Wenger and T. Schierl, “RTP payload for SVC,” *invited for special issue in IEEE Trans. on Circuits and Systems for Video Tech.*, March 2007.
- [126] ISO/IEC JTC1/SC29/WG11, “Introduction to Multi-View Video Coding,” MPEG Document N7328, 2005.
- [127] M. Tanimoto, “Free Viewpoint Television - FTV”, *Proc. PCS 2004, Picture Coding Symposium*, Dec. 2004.
- [128] W. Matusik, H. Pfister, “3D TV: A Scalable System for Real-Time Acquisition, Transmission and Autostereoscopic Display of Dynamic Scenes”, *ACM Transactions on Graphics (TOG) SIGGRAPH*, ISSN: 0730-0301, vol. 23, no. 3, pp. 814–824, Aug. 2004.
- [129] W. Matusik, H. Pfister, Mitsubishi Electric Research Laboratories, Cambridge, MA. [Online Available]: <http://people.csail.mit.edu/wojciech/3DTV/3DTV.wmv>
- 
- [130] K. Müller, P. Merkle, H. Schwarz, T. Hinz, A. Smolic, T. Oelbaum, T. Wiegand, “Multi-view Video Coding Based on H.264/MPEG4-AVC Using Hierarchical B Pictures,” *Picture Coding Symposium*, April 2006.
- [131] S. Pastoor, “3D-television: A survey of recent research results on subjective requirements,” *Signal Process.: Image Commun.*, vol. 4, no. 1, pp. 21–32, Nov. 1991.
- [132] S. E. Chen and L. Williams, “View interpolation for image synthesis,” in *Proc. SIGGRAPH*, pp. 279–288, 1993.
- [133] ISO/IEC JTC1/SC29/WG11, “Survey of Algorithms used for Multi-view Video Coding (MVC)”, Doc. N6909, Hong Kong, China, Jan. 2005.
- [134] J. Lopez, J. H. Kim, A. Ortega, and G. Chen, “Block-based Illumination Compensation and Search Techniques for Multiview Video Coding,” *Picture Coding Symposium*, Dec. 2004.

- [135] K. Kamikura, H. Watanabe, H. Jozawa, H. Kotera, and S. Ichinose, “Global brightness-variation compensation for video coding,” *IEEE Trans. Circuits and Systems for Video Technology*, vol. 8, no. 8, pp. 988–1000, Dec. 1998.
- [136] Steven M. Seitz and Charles R. Dyer, “View Morphing,” in *Proceedings of SIGGRAPH*, Aug. 1996.
- [137] M. Horowitz, A. Joch, F. Kosseintini and A. Hallapuro, “H.264/AVC Baseline Profile Decoder Complexity Analysis,” *IEEE Trans. on Circuits and Systems for Video Technology*, vol. 13, no. 7, pp. 704–716, July 2003.
- [138] Onyszchuk, I.M.; Cheung, K.-M.; Collins, O. “Quantization Loss in Convolutional Decoding”, IEEE Trans. on Communications, Vol. 41, Issue. 2, Feb. 1993.
- [139] Sheng-Zen Wang, “A Flexible Motion Compensation Memory Organization for Dual-standard Video Decoder,” *Master Thesis of National Chiao-Tung University*, Taiwan, June 2004.



# 自傳簡歷

姓名 : 劉子明

性別 : 男

國籍 : 中華民國

出生日期 : 民國 69 年 8 月 24 日

地址 : 新竹市 新莊街 148 巷 6 號 6 樓

電話 : (03)5712121-54238, 0933-977393

學歷:

民國 87 年 9 月至民國 91 年 6 月 國立交通大學電子工程系 學士

民國 91 年 9 月至民國 93 年 6 月 國立交通大學電子研究所 碩士

民國 93 年 9 月至民國 96 年 5 月 國立交通大學電子研究所 博士

經歷:


1998	✓ 就讀國立交通大學電子物理系	
1999	✓ 申請校內轉系，進入交大電子系	
1999	✓ 擔任電子物理研習營	器材組組員
2000	✓ 擔任 2000 千禧國樂營	營總召
2001	✓ 免口試直升交大電子所系統組碩士班	
2002~2006	✓ 交通大學電子系所 IC Lab 及 VLSI	課程助教
2004	✓ 免口試直升交大電子所系統組博士班	
2004~2006	✓ 國科會微電子學門	網頁管理者
2004/6~9	✓ 凌陽科技	短期約聘人員
2006/8~9	✓ 台灣半導體產業學會(TSIA)	課程講師
2006/10	✓ 聯發科技	訓練課程講師
2004~2006	✓ 自強工業科學基金會(TCFST)	專任講師
2007/3~5	✓ 宏芯科技 技轉案	技轉負責人

得獎事蹟：

1998	電子物理學系	書卷獎
2000	北區大專盃團體組國樂比賽	優等第二名
2001	北區大專盃團體組國樂比賽	優等第四名
2002	電子系大學部專題	殷之同獎學金
2003	九十二年度黎明文化基金會	研究生獎學金及獎狀乙幘
	電子研究所	書卷獎
2004	九十三年度斐陶斐	榮譽會員
	第一名直升博士班	教育部獎學金
	IEEE Asia-Pacific Conference on Circuits and Systems	Best Paper Candidate
2005	IEEE International Conference on Image Processing	Top 10% Papers
	九十四年度黎明文化基金會	研究生獎學金及獎狀乙幘
	技術線上(原"日經 BP 網")	Paper selected as an article
2006	IEEE 台北分會	最佳影響力獎
	聯發科技教育基金會	聯發科技獎學金
2007	Marquis Who's Who	Selected as a candidate

著作發表：

**國際期刊論文**



- **Tsu-Ming Liu**, Sheng-Zen Wang, Bai-Jue Shieh and Chen-Yi Lee, “A New Soft Variable Length Decoder for Wireless Video Transmission,” *IEEE Transaction on Circuits and Systems for Video Technology*, vol. 17, no. 2, pp. 224-236, Feb. 2007.
- **Tsu-Ming Liu**, Wen-Ping Lee and Chen-Yi Lee, “An In/Post-Loop Deblocking Filter with Hybrid Filtering Schedule,” *IEEE Transaction on Circuits and Systems for Video Technology*, 2007.
- **Tsu-Ming Liu**, Ting-An Lin, Sheng-Zen Wang and Chen-Yi Lee, “A Low-Power Dual-Mode Video Decoder for Mobile Applications,” *IEEE Communications Magazine*, vol. 44, no. 8, pp. 119-126, Aug. 2006.
- **Tsu-Ming Liu**, et al., “A 125μW, Fully Scalable MPEG-2 and H.264/AVC Video Decoder for Mobile Applications,” *IEEE Journal of Solid-State Circuits*, vol. 42, no. 1, pp. 160-169, Jan. 2007.
- **Tsu-Ming Liu** and Chen-Yi Lee, “Design of an H.264/AVC Decoder with Memory Hierarchy and Line-Pixel-Lookahead,” invited paper, *Journal of VLSI Signal Processing Systems*, 2007.

## 國際會議論文

- **Tsu-Ming Liu**, Ching-Che Chung, Chen-Yi Lee, Ting-An Lin, Sheng-Zen Wang, “Design of a 125- $\mu$ W, Fully Scalable MPEG-2 and H.264/AVC Video Decoder for Mobile Applications (**Invited**),” *IEEE/ACM Design Automation Conference (DAC'06)*, San Francisco, USA, pp. 288-289, July 2006.
- **Tsu-Ming Liu**, Ting-An Lin, Sheng-Zen Wang, Wen-Ping Lee, Kang-Cheng Hou, Jiun-Yan Yang and Chen-Yi Lee, “A 125- $\mu$ W, Fully Scalable MPEG-2 and H.264/AVC Video Decoder for Mobile Applications,” *ISSCC Dig. of Tech. Papers*, pp. 402-403, San Francisco, USA, Feb. 2006.
- **Tsu-Ming Liu**, and Chen-Yi Lee, “Memory-Hierarchy-Based Power Reduction for H.264/AVC Video Decoder,” *IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT'06)*, pp. 247-250, HsinChu, Taiwan, April 2006.
- **Tsu-Ming Liu** and Chen-Yi Lee, “An Improved Soft-Input CAVLC Decoder for Mobile Communication Applications,” *IEEE Asia-Pacific Conference on Circuits and Systems (APCCAS'06)*, pp. 583-586, Singapore, Dec. 2006.
- **Tsu-Ming Liu**, Ting-An Lin, Sheng-Zen Wang, Wen-Ping Lee, Kang-Cheng Hou, Jiun-Yan Yang and Chen-Yi Lee, “An 865- $\mu$ W H.264/AVC Video Decoder for Mobile Applications,” *IEEE Asian Solid-State Circuit Conference (A-SSCC'05)*, pp. 301-304, HsinChu, Nov. 2005.
- **Tsu-Ming Liu**, Wen-Ping Lee, Chen-Yi Lee, “An Area-Efficient and High-Throughput De-blocking Filter for Multi-Standard Video Applications,” *IEEE International Conference on Image Processing (ICIP'05)*, pp. III-1044 - 1047, Genoa, Italy, Sept. 2005.
- **Tsu-Ming Liu**, Wen-Ping Lee, Ting-An Lin, Chen-Yi Lee, “A Memory-Efficient Deblocking Filter for H.264/AVC Video Coding,” *IEEE International Symposium on Circuit and System (ISCAS'05)*, pp. 2140-2143, Kobe, Japan, May 2005.
- **Tsu-Ming Liu**, Sheng-Zen Wang, Wen-Hsiao Peng, Chen-Yi Lee, “Memory Efficient and Low Complexity Scalable Soft VLC Decoder for the Video Transmission,” *IEEE Asia-Pacific Conference on Circuits and Systems (APCCAS'04)*, pp.673-676, Tainan, Taiwan, Dec. 2004.
- **Tsu-Ming Liu** and Chen-Yi Lee, “A Low-Complexity Soft VLC Decoder Using Performance Modeling,” *IEEE International Conference on Image Processing (ICIP'04)*, pp. 3233-3236, Singapore, Oct. 2004.

- Tzu-Ming Liu, Bai-Jue Shieh and Chen-Yi Lee, “An Efficient Modeling Codec Architecture for Binary Shape Coding,” *IEEE International Symposium on Circuits and Systems (ISCAS'02)*, Vol. 2, pp. II-316 - II-319, Arizona, USA, May 2002.
- Ting-An Lin, Tzu-Ming Liu and Chen-Yi Lee, “A Low-Power H.264/AVC Decoder,” *IEEE International Symposium on VLSI Technology, System and Applications (VLSI-TSA'05)*, pp. 278-281, HsinChu, April 2005.
- Ting-An Lin, Sheng-Zen Wang, Tzu-Ming Liu and Chen-Yi Lee, “An H.264/AVC Decoder with 4X4-block Level Pipeline,” *IEEE International Symposium on Circuit and System (ISCAS'05)*, pp. 1810-1813, Kobe, Japan, May 2005.
- Sheng-Zen Wang, Ting-An Lin, Tzu-Ming Liu and Chen-Yi Lee, “A New Motion Compensation Design for H.264/AVC Decoder,” *IEEE International Symposium on Circuit and System (ISCAS'05)*, pp. 4558-4561, Kobe, Japan, May 2005.
- Shao-Ming Sun, Tzu-Ming Liu and Chen-Yi Lee, “A Self-Grouping and Table-Merging Algorithm for VLC-Based Video Decoding System,” *IEEE Asia-Pacific Conference on Circuits and Systems (APCCAS'06)*, pp. 1568-1572, Singapore, Dec. 2006.
- Wen-Ping Lee, Tzu-Ming Liu and Chen-Yi Lee, “A Joint Architecture of Error-Concealed Deblocking Filter for H.264/AVC Video Transmission,” *IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT'07)*, pp. 184-187, Hsinchu, Taiwan, Apr. 2007.



#### 一般期刊、國內會議及國際研討會論文

- Tzu-Ming Liu and Chen-Yi Lee, “An 865- $\mu$ W H.264/AVC Video Decoder for Portable Multimedia Applications,” *1<sup>st</sup> Workshop on NCKU SoC Research Center*, HsinChu, Taiwan, June 2005.
- Tzu-Ming Liu and Chen-Yi Lee, “An Improved Soft-Input H.264/AVC Video Decoder for Mobile Communication Applications,” *International PhD Student Workshop on SOC*, Taipei, Taiwan, July 2006.
- Tzu-Ming Liu and Chen-Yi Lee, “A 125 $\mu$ W, Fully Scalable MPEG-2 and H.264/AVC Video Decoder for Mobile Applications,” *2<sup>nd</sup> Workshop on NCKU SoC Research Center*, HsinChu, Taiwan, June 2006.
- Shao-Ming Sun, Tzu-Ming Liu and Chen-Yi Lee, “A Self-Information Grouping Method for Area-Efficient VLC-Based Video Decoding System with Fully Table

Programmability," *International Journal of Electrical Engineering*, June 2007.

- Yi-Hong Huang, Ping-Chang Lin, Kang-Cheng Hou, Yueh-Chi Hung, **Tsu-Ming Liu** and Chen-Yi Lee, "A High-Throughput SRAM-Based Context Adaptive Binary Arithmetic Decoder (CABAD) for H.264/AVC," in *Proceedings of the 17th VLSI/CAD Symposium*, pp. 1-4, August 2006.
- Kang-Cheng Hou, Sheng-Zen Wang, Yi-Hong Huang, **Tsu-Ming Liu** and Chen-Yi Lee, "A Bandwidth-Efficient Motion Compensation Architecture for H.264/AVC HDTV Decoder," in *Proceedings of the 17th VLSI/CAD Symposium*, pp. 5-8, August 2006.
- Shao-Ming Sun, **Tsu-Ming Liu** and Chen-Yi Lee, "Self-Grouping and Table-Merging Algorithm for VLC-Based Video Decoding System," in *Proceedings of the 17th VLSI/CAD Symposium*, pp. 481-484, August 2006.

### **投出待審之論文及專利**

- Kang-Cheng Hou, Yi-Hong Huang, **Tsu-Ming Liu** and Chen-Yi Lee, "A Bandwidth-Efficient Motion Compensation Architecture for H.264/AVC HDTV Decoder," submitted to *International Journal of Electronic Engineering*.
- Chen-Yi Lee and **Tsu-Ming Liu**, "A Dual-Mode High Throughput De-blocking Filter", published U.S. patent application with document number, 20060262990.
- 李鎮宜、劉子明，“雙模式高產量之去區塊濾波器及其方法”，台灣專利申請第 94116487 號 2005 年 05 月 20 日申請。

### **撰寫中**

- **Tsu-Ming Liu** and Chen-Yi Lee, "VLSI for Video Decoding," (*textbook*) New York, John Wiley & Sons, 2007.
- **Tsu-Ming Liu**, Wei-Chin Lee and Chen-Yi Lee, "A Soft-Input H.264/AVC Intra Decoder with Improved Error Detection Techniques," preparing for the submission of *T-CSVT*, 2007.
- Shao-Ming Sun, **Tsu-Ming Liu** and Chen-Yi Lee, "A New Memory Addressing Algorithm for Programmable VLC Decoding System," for T-CASII submission.