分析離散式單迴路積分三角類比數位轉換器之非線性失真、雜訊與功率,以達到最佳化設計

研究生:陳英瑋

指導教授:陳福川 教授

國立交通大學

電機與控制工程研究所

摘要

在本篇論文中,我們分析了積分三角類比數位轉換器的非線性特性所造成的失 真問題,包括趨穩失真(settling distortion)和數位類比轉換器不匹配的失真.. 等,藉由分析推導出的失真功率以及雜訊功率,我們以訊號對雜訊和失真比(SNDR) 來當作我們的設計規格,利用此規格以及功率消耗模型,我們進而可以在指定的 系統規格下,做最佳化的設計。此最佳化設計意指在特定系統規格下(如頻寬、 訊號對雜訊和失真比),找到一組最佳化的設計參數,使得類比數位轉換器的功 率消耗最小以及訊號對雜訊和失真比最大。我們使用訊號對雜訊和失真比當作設 計規格而非訊號雜訊比(SNR)是因為,訊號對雜訊和失真比是訊號雜訊比和總諧 波失真(THD)的集合,也是類比數位轉換器動態效能完整的測量。最後我們將針 對已發表的設計結果來做驗證的工作。

Nonlinear Distortion, Noise and Power Analyses of Discrete-time Single-Loop Sigma-Delta ADCs for Design Optimization

Student : Ying-Wei Chen

Advisor : Dr. Fu-Chuang Chen

Institute of Electrical and Control Engineering

Nation Chiao Tung University

ABSTRACT

In this work, we analyses the distortion problems resulting from the nonlinear characteristic of $\Sigma\Delta$ ADCs, including settling distortion and DAC distortion, etc. By these distortion and noise power models derived, we utilize Signal-to-Noise and Distortion Ratio (SNDR) as our design specification. Utilizing this specification and power consumption model, we can forward to do design optimization under the specific specifications. Design optimization means that under the specific specifications (signal bandwidth, SNDR), we find a set of optimal design parameters such that the power consumption of ADCs is minimum and SNDR is maximum. We use SNDR instead of SNR as our specification because SNDR is a combination of the SNR and the THD specifications and it is an overall measure of ADC dynamic performance. Finally, design optimization is tested against a published design result.

謹向我的指導老師陳福川教授致上最大的謝意,感謝老師兩年來嚴格的督促與 指導,使我明白作研究的方法與精神,也讓我的論文得以順利完成。此外也感謝 口試委員林清安教授、董蘭榮博士與洪浩喬博士對本篇論文所給予的建議與指 導。

還要感謝實驗室的學長-黃詠文學長和鍾卓翰學長。感謝詠文學長在射頻辨識 方面的指導,在學長的指導與討論下,使我對射頻辨識有了深入的認識;也感謝 卓翰學長在論文方面給予我指導,以及謝謝學弟孟學、哲安與我度過學生生涯的 最後一年。另外,還要謝謝我的大學同學們,在研究之餘,會一起打打球,還成 立屌砲棒球隊,使我維持充份的體力做研究。

最後要感謝我的父母,生我、養我、一路栽培我到大,才有現在的我。也謝謝 我最大的精神來源女友靜娟,每當我研究遭遇挫折時,總是給我適時的安慰,同 時也在文書處理軟體給予我協助,讓我的投影片以及論文得以盡善盡美的完成。

List of Symbols

Symbols

Quantizer step size
OverSampling Ratio
Order of the Sigma-Delta modulator
Number of bits in the quantizer
Sampling Frequency
Signal Bandwidth
Reference Voltage of the quantizer
Gain of OTA
Frequency of the input signal
ith phase of a nonoverlap clock
Amplitude of input signal
standard deviation of clock jitter
Sampling capacitor
Integrating capacitor
Load capacitor of OTA
Input signal plus feedback DAC signal
Time constant of input branch
Standard deviation of V_s
Time constant of integrator output settling
gain coefficient of <i>i</i> th integrator
percentage of the bottom plate parasitic
Absolute temperature
Switch ON resistance
quantizer levels
Amplifier transconductance
Probability of some condition

$\sigma_{\scriptscriptstyle cap.}$	Mismatch of unit capacitance
k	Boltzmann's constant (1.38×10^{-23}) J/K
α	OTA noise factor
Erf[]	Error Function



Lists of Tables

Table 4.1	Standard deviations of V_s vs. different quantizer bit numbers
Table 5.1	Minimum SR and GBW required w. r. t. OSR
Table 5.2	Simulation results of standard deviation of capacitor mismatch vs. unit DAC number with $A_m = 1$
Table 5.3	Theoritical results of standard deviation of capacitor mismatch v.s. unit DAC number with $A_m = 0.5$
Table 5.4	Simulation results corresponding to Table 5.3
Table 6.1	Summary of noise and distortion-power and power-rating when design
	parameters increase 73
Table 7.1	Comparisons of our design results and those in [Gag 03] with different K
Table 7.2	the corresponding noise and distortion powers for the design parameters
	listed in Table 7.1
Table 7.3	Listing the details of power consumption.

Lists of Figures

Fig. 2.1 (a) Original signal spectrum	
(b) Sample function when $fs > 2fB$	
(c) Signal spectrum that is sampled by (b)	
(d) Sample function when $fs < 2fB$	
(e)Signal spectrum that is sampled by (d)	
Fig. 2.2 Quantization process	7
Fig. 2.3 Quantization error caused by A/D converter	7
Fig. 2.4 Quantization error range	
Fig. 2.5 P.D.F of quantization error	
Fig. 2.6 Sampling system	
Fig. 2.7 Noise distribution after sampling	
Fig. 2.8 (a) General $\Sigma\Delta$ modulator	
(b) Linear model with quantization noise	
Fig. 2.9 Noise shaping	
Fig. 3.1 Block diagram of $\Sigma \Delta$ A/D converter	
Fig. 3.2 First-order $\Sigma\Delta$ modulator	
Fig. 3.3 Single-loop second order $\Sigma\Delta$ modulator	
Fig. 3.4 Comparison of noise shaping techniques	
Fig. 3.5 Single-loop high order $\Sigma\Delta$ modulator	
Fig. 3.6 Four-order interpolative architecture	
Fig. 3.7 2-1 architecture MASH $\Sigma\Delta$ modulator	
Fig. 3.8 SNR vs. OSR with different quantizer bit number	er 22
Fig. 3.9 Multi-bit architecture	
Fig. 3.10 A B-bit DAC with DEM technique	

Fig. 3.11 Operation principle of the DWA algorithm
Fig. 3.12 Output spectrum with three kinds of DAC
Fig. 3.13 Comparison of $\Sigma\Delta$ modulator architectures
Fig. 3.14 Performance characteristic of a $\Sigma\Delta$ converter
Fig. 4.1 Integrator and the DAC branches
Fig. 4.2 Equivalent circuits of sampling and integration phases
Fig. 4.3 A bandgap voltage reference circuit
Fig. 4.4 Equivalent circuit while considering reference voltage noise
Fig. 4.5 Switched capacitor integrator diagram
(a) Sampling phase
(b) Integration phase
Fig. 4.6 Simulated results of V_s distribution
Fig. 4.7 Three types of settling conditions in integration phase
Fig. 4.8 Comparison of our theoretical result with behavior simulation result40
Fig. 4.9 Main nonidealities sources in the $\Sigma\Delta$ modulator
Fig. 5.1 3D plot of (5.5)
Fig. 5.2 Spectrum of V_s with different quantizer bit number
Fig. 5.3 Output spectrum of a second-order $\Sigma\Delta$ modulator with harmonic
distortion
Fig. 5.4 $20\log \alpha_3 $ vs. <i>SR</i>
Fig. 5.5 $20\log \alpha_3 $ vs. <i>GBW</i>
Fig. 5.6 PSD of second-order $\Sigma\Delta$ modulator with 5 quantization levels
Fig. 5.7 A block diagram of a B-bit flash DAC
Fig. 5.8 (a) Ideal DAC
(b) DAC with mismatch
Fig. 5.9 DAC transfer curve:
(a) DAC with larger DAC output error

(b) DAC with smaller DAC output error	50
Fig. 5.10 DAC transfer curve:	
(a) DAC with smaller output level	
(b) DAC with larger output level6	50
Fig. 5.11 Simulation results of DAC harmonic distortion	53
Fig. 5.12 HD2 vs. std. of mismatch with 3 Bit DAC and $A_{in} = 0.2$	55
Fig. 5.13 HD2 vs. DAC output level with std. = 0.04% and $A_{in} = 0.2$	56
Fig. 5.14 Switched-capacitor integrator6	59
Fig. 6.1 Proposed design optimization for the $\Sigma\Delta$ modulator design	74



中文摘要	I
English Abstract	II
List of Symbols	IV
Lists of Tables	VI
Lists of Figures	VII
Contents	X
Chapter 1 Introduction	1
1.1 Current Status and Background	1
1.2 Motivation and Aims	1
1.3 Organization	
Chapter 2 Fundamental Theorems of Sigma-Delta Modulators 2.1 Nyquist Sampling Theorm	
2.2 Quantization Noise and Peak SNR	7
2.3 Techniques of Sigma-Delta Modulator	9
2.3.1 Oversampling Technique	9
2.3.2 Noise shaping	
Chapter 3 Architectures of Sigma-Delta Modulator	14
3.1 First-Order Sigma-Delta Modulator	15
3.2 Single-Loop Second-Order Sigma-Delta Modulator	
3.3 Single-Loop High Order Sigma-Delta Modulator	18
3.4 Interpolative Sigma-Delta Modulator	
3.5 MASH Architecture	20
3.6 Multi-bit Quantizer Sigma-Delta Modulator	21
3.7 Multi-bit Sigma-Delta Modulator use DEM Technique	23

Contents

3.7.1 Randomization Technique	24
3.7.2 Data Weighted Averaging (DWA)	25
3.8 Decimator	27
3.9 Performance Metrics for a $\Sigma\Delta$ Modulator	28
Chapter 4 Models of Sigma-Delta Modulator Noises and Power	30
4.1 Finite OTA Gain Error	31
4.2 Thermal noise (Switch, OTA, Reference circuits)	31
4.3 Settling Problem	34
4.4 Multi-bit DAC noise	41
4.5 Clock Jitter Effects	43
4.6 Relative Power Model	44
Chapter 5 Models of Sigma-Delta Modulator Nonlinear Distortion	47
5.1 Settling Distortion	47
5.2 Quantizer Nonlinearity Distortion	56
5.3 Multi-bit DAC Distortion	57
5.4 Nonlinear Op-amp Gain Distortion	66
5.5 Nonlinear Capacitances Distortion	67
5.6 Nonlinear Switch Resistance Distortion	68
Chapter 6 Design Optimization of Sigma-Delta ADCs Design	71
6.1 Design Parameters Discussions	71
6.2 Design Optimization	73
Chapter 7 Simulation Results	76
Chapter 8 Conclusions and Future Works	80
References	81