新型互補式金氧半類比至數位轉換器架構 之設計與分析

學生:廖以義 指導教授:吳重雨

國立交通大學電子工程系電子研究所

摘要

由於現今在視頻及通訊應用領域中,類比及數位資料傳輸或介面轉換的速率越來越增加,所以高速類比數位轉換器的設計變成了一個新的挑戰。針對於此本論文提出並分析了數種新的高速 CMOS 電流模式類比至數位轉換器架構,用以突破傳統電流式類比數位轉換器的操作速度瓶頸。論文中包含了 (1) 利用電壓取樣及電流處理之開迴路導管式類比數位轉換器,(2) 電流式全波動導管式類比數位轉換器,(3) 電流式非直接傳輸波動導管式類比數位轉換器。

(1) 首先本論文提出並分析了一個八位元 CMOS 導管式類比數位轉換器的新架構。為了達到高速的轉換速率,此新架構採取了電壓模式開迴路取樣電路且用電流式電路來完成訊號相減、附屬數位類比轉換器操作及訊號比較等動作。因為電流模式取樣保持電路是電流模式導管式類比至數位轉換器的速度瓶頸,所以在提出的架構中是用電壓取樣保持電路來代替原來的電流模式取樣保持電路。又由於訊號相減的動作是使用電流模式的方法,所以可避免使用傳統電壓模式閉迴路電路,進而改進類比數位轉換器的操作速度。尤甚者,此新架構亦採用電流操縱式的方法來改進其附屬數位類比轉換器的速度。根據模擬的結果顯示,此新型導管式類比數位轉換器架構可在取樣頻率為 71.4 MS/s時,達到八位元精確度。在 3.3V 供應電壓下,其所消耗的功率為 205 mW,所使用的製

程為 1P5M 0.25 μm CMOS 技術。在量測結果方面,因為開迴路電壓取樣電路有增益誤差問題及電流比較器會有輸入訊號偏移問題,所以差動線性度與絕對線性度只能分別維持在+1.9/-1 與+/-2.8 LSB 以下。同時動態測試顯示在取樣頻率 40 MS/s 操作下,其有效位元數只能達到 6.2 位元。相信在未來的研究,針對開迴路電壓取樣電路的增益誤差及電流比較器的輸入訊號偏移等問題有所改善,將會大大改善其特性。

(2) 針對電流式類比數位轉換器,本論文提出並分析了一個新型高速電流波動導管式類比數位轉換器 (WP-IADC) 架構。在此新型 WP-IADC 架構中,波動導管理論被應用在整個類比數位轉換器導管架構中,形成一個電流式全波動導管式類比數位轉換器 (FWP-IADC)。不同於以往傳統電流式導管式類比數位轉換器,在新型 FWP-IADC 架構中,完全沒有使用電流切換 (switched-current) 電路或電流取樣保持 (current sample-and-hold) 電路。大體而言,所提出的 FWP-IADCs 具有高取樣速率、高輸入頻率、高效率的時脈使用等數個優點。同時因為整個資料路徑沒有採用電流切換電路,所以電流切換電路造成的非線性失真可以避免。

根據針對提出的 FWP-IADC 新架構所做的理論分析,其最小的取樣週期是正比於電流鏡的本質延遲 (intrinsic delay) 及對每一個波動導管級中電流鏡所增加的上升/下降時間。利用 HSPICE 模擬的結果顯示在符合奈奎司特 (Nyquist) 取樣頻率下,此新架構可達到 55 MS/s 轉換頻率並維持八位元解析度。而當輸入訊號頻率為 3 MHz 時,其轉換頻率可高達 90 MS/s 且維持八位元解析度。為了實驗驗證此新構想的可行性,整個FWP-IADC 架構亦利用 0.35 μm CMOS 製程所研製,而實驗結果亦成功的說明FWP-IADC 應用在高速類比數位轉換器領域的可行性。

(3) 最後為了更進一步增加電流式全波動導管式類比數位轉換器 (FWP-IADC) 的轉換速率,本論文提出並分析另一個非直接傳輸波動導管式類比數位轉換器 (ITWP-IADC) 的新架構。因為只要減少電流鏡本身的本質延遲 (intrinsic delay) 或降低每一個波動導管級中電流鏡所增加的上升/下降時間,就可以將新架構中的取樣週期最小化。所以在 ITWP-IADC 新架構中,則將電流切換電路併入原先的波動導管級中,並將

整個波動導管級拆解成數個時脈 (clock) 控制的小區段。因此所提出的 ITWP-IADCs 可以在準確性與速度間得到最佳化。ITWP-IADCs 除了有原先 FWP-IADCs 的優點之外,它也讓電流切換電路的時脈週期有更大的彈性去維持其所需要的精確度。同時跟傳統電流導管式類比數位轉換器比起來,整個資料路徑用了較少的電流切換電路,如此也可以增加其線性度。由 HSPICE 模擬結果顯示,在奈奎司特 (Nyquist) 取樣頻率下,兩區段的 ITWP-IADC 可達到 77 MS/s 轉換頻率並維持八位元解析度。而對四區段的 ITWP-IADC 而言,在輸入頻率為 16 MHz 的情況下其取樣頻率可達到 130 MS/s。可預期的是如果電流鏡的本質延遲及電流比較器的處理時間能更進一步縮小的話,整個四區段 ITWP-IADC 在輸入頻率為 19.2 MHz 的情況下其轉換速率可達到 166 MS/s。

總而言之,本論文所發展出的新的電流模式類比數位轉換器架構,均以模擬及實驗證實其能達到高速操作的目的。且於性能上均較傳統電流式類比數位轉換器有重大的突破與改進。我們相信,於類比數位轉換器設計上,本論文所提出的新架構乃為另一種頗具前瞻可行的設計方法,同時亦於此研究領域開啟了新的視野。

1896

The Design and Analysis of New Architectures

for

CMOS Analog-to-Digital Converters

Student: Yu-Yee Liow Advisor: Chung-Yu Wu

Department of Electronics Engineering & Institute of Electronics

National Chiao Tung University

ABSTRACT

Recently, in video and communications applications, the transfer rate of data between analog and digital domains continues to increase, creating new challenges in the design of high-speed analog-to-digital converters. In this thesis, new architectures for high-speed CMOS current-mode analog-to-digital converters (IADCs) are proposed and analyzed to overcome the speed limitations in the conventional IADCs. The proposed IADCs include: (1) a pipelined ADC that uses the open-loop voltage-mode sampling and current-mode processing techniques; (2) a full wave-pipelined current-mode ADC (FWP-IADC); (3) an indirect transfer wave-pipelined current-mode ADC (ITWP-IADC).

At first, a new structure of 8-bit CMOS pipelined analog-to-digital converter (ADC) is proposed and analyzed. In order to achieve a high conversion rate, the proposed new structure adopts voltage-mode open-loop sampling circuit and current-mode circuits to perform subtraction, sub-DAC operation, and comparison. Since the switched-current (SI) sample-and-hold circuits is the speed bottleneck of the current-mode pipelined ADCs, the

voltage-mode circuit instead of SI circuits is used to realize the input sample-and-hold function. Due to current-mode subtraction operation, the closed-loop circuit can be avoided to improve the speed performance. Moreover, current steering sub-DAC is used to enhance the sub-DAC speed. From the simulation results on the demonstrative example, the proposed pipelined ADC architecture can achieve 8-bit accuracy with a sampling rate up to 71.4MS/s. The power dissipation of the pipelined ADC is 205mW at the conversion rate of 71.4 MS/s with a single 3.3V power supply and 1P5M 0.25μm CMOS process technology. Due to the effects of gain error in the sample-and-hold circuit and the input offset current in the current comparator, the measured differential nonlinearity (DNL) and integral nonlinearity (INL) for all codes are less than +1.9/-1 LSB and + 2.8/-2.8 LSB, respectively. In the experimental chip, the dynamic test shows that the effective number of bit (ENOB) is 6.2-bit under 40-MSample/s sampling rate.

Secondly, a new architecture for high-speed CMOS wave-pipelined current-mode A/D converters (WP-IADCs) is proposed and analyzed. In the new WP-IADC architectures, the wave-pipelined theory is applied to the pipeline structure, called full WP-IADC (FWP-IADC). In the FWP-IADC, each stage uses the full current-mode wave-pipelined structure without inter-stage SI cell circuits. Generally, the proposed FWP-IADCs have the advantages of high speed, high input frequency, high efficiency of timing usage, and removed number of SI cells in the overall data path for linearity improvement.

According to the theoretical analysis on the proposed FWP-IADC structures, the minimum sampling clock period is proportional to the intrinsic delay of the current mirror and the increased rise/fall time in each wave-pipelined stage. The HSPICE simulation results reveal that under Nyquist rate sampling in 8-bit resolution, a sampling rate of 55 MS/s can be achieved for FWP-IADC. Moreover, the FWP-IADC can achieve a sampling rate of 90 MS/s with 8-bit resolution when the frequency of the input signal is 3 MHz. To experimentally

verify the correct function of the proposed WP-IADC structures, the proposed new architecture of the FWP-IADC is implemented by using 0.35 μm CMOS technology. The measurement results successfully demonstrate the feasibility of wave-pipelined IADC architectures in applications of high-speed ADCs.

Finally, an indirect transfer WP-IADC (ITWP-IADC) is presented and analyzed to further increase the conversion rate of the FWP-IADC. Since the minimum sampling clock period is proportional to the intrinsic delay of the current mirror and the increased rise/fall time in each wave-pipelined stage. In order to reduce the intrinsic delay of the current mirror, in the ITWP-IADC, the switched-current cells are incorporated into the wave-pipelined stages which are divided into several sections with controlled clocks. Therefore, the proposed ITWP-IADCs perform optimally in terms of speed and accuracy in the WP-IADCs. Generally, the proposed ITWP-IADCs offer additional advantages of high clock-period flexibility in SI cells for precision enhancement and reduced number of SI cells in the overall data path for linearity improvement. From the HSPICE simulation results, it reveals that under Nyquist rate sampling in 8-bit resolution, a sampling rate of 77 MS/s can be achieved for two-section ITWP-IADC. If four wave-pipelined sections are used, the ITWP-IADC can be operated at 130 MS/s at an input frequency of 16 MHz. It is expected that if the intrinsic delay of current mirror and comparison time of current comparator can be decreased, the sampling rate of the 8-bit four-section ITWP-IADC can reach 166 MS/s at an input frequency of 19.2 MHz.

In summary, the new IADC architectures proposed in this thesis have high-speed performance as verified by computer simulations as well as experimental results measured from fabricated chips. As compared to prior works, significant improvement in speed has been obtained by using the proposed architectures in the IADCs. It is believed that the proposed IADC architectures offer promising performance and new features for future design of high-speed IADCs.

誌謝

隨著這本博士論文的完成,七年的交大學生生涯即將告一段落,我很慶幸完 成了當初的生涯規劃,亦非常興奮地邁向接下來的人生旅程。

交大研究所生涯中,首先要感謝我的指導教授吳重雨博士多年來耐心的指導與鼓勵,使我能順利完成博士學業。老師在學術上高瞻遠矚的創見,讓我一探學術堂奧,稍稍得見其豐盛瑰麗、引人入勝之處。其間,老師安排我到加拿大卡爾登大學進行短期研究,亦讓我更具有國際觀與研究能力。此外,吳教授也給了我許多待人處事的磨練機會及學習的榜樣,讓我學會面對挑戰、及解決問題的正確態度與方法。雖然七年求學過程中著實艱辛,卻讓我成長許多。當然也要感謝和藹可親的師母曾昭玲女士,不時地關懷與加油打氣,讓出外遊子的我倍感溫馨。

論文口試期間,感謝李昆忠教授、黃弘一教授、劉濱達教授及劉深淵教授撥 冗擔任我的口試委員並提供寶貴的意見,使得本論文更完整。除此之外還要感謝 307 實驗室中另外四位師長—吳介琮教授、吳錦川教授、柯明道教授及陳巍仁教 授給我的許多指導與建議。還有必須感謝中央大學鄭國興教授,謝謝他當初的推 薦,讓我有機會進入交大學術殿堂並享用充沛的研究資源。諸位師長的身教言 教,學生銘記在心。

在這段求學過程中,307 實驗室在老師與同學們的共同努力之下逐漸的茁 出,至今307實驗室無論是在規模、設備及研究成果上,均已受到各界肯定。在 此要感謝歷年來的學長姐為實驗室建立與運作所付出的心力。另一方面也要感謝 徐研訓博士、翁明鏟博士、林子超博士、鄭秋宏博士、施育全博士、徐建昌博士、 左仲先、周忠昀等人在專業知識上的討論。感謝黃冠勳博士、徐國鈞博士、林俐 如、王文傑、周儒明、傅昶綜、江政達、范啟威、徐新智、翟芸、陳世倫、虞繼 堯、蘇烜毅、陳勝豪及其他人員的支援與協助,才使實驗室軟硬體設備一應俱全。 在如此的環境下,我的論文才得以順利完成。在此由衷感謝這些與我一同在實驗 室奮鬥的伙伴們,也希望307實驗室能越來越好。

我還要特別感謝國科會提供研究計劃經費;感謝國家晶片設計製作中心提供 晶片設計及製作環境,使我能夠完成論文中積體電路設計之實驗印證。此外,還 要感謝歷任助理—李婷媛小姐及卓慧貞小姐在實驗室行政事務上的許多協助。

最後,我要致上我最深最深的感謝給支持我的外祖父母、雙親、弟弟、陪伴我的邱鈺惠小姐及家族其他成員,因為你們長年來給我的照顧、支持及鼓勵,使我能心無旁騖的完成學業並堅持到最後。也是因為你們,才能讓我清楚明瞭到除了專業領域外,尚有許多『課業』有待努力。衷心地感謝你們,並僅以此論文獻給你們,希望能帶給你們些許的光榮與慰藉。



廖 以 義 誌於 風城交大 九十三年 初夏

Contents

Abstract	(Chinese)	i
Abstract	(English)	iv
Acknowle	edgment	vii
Contents		ix
List of Ta	bles	xii
List of Fig	gures	xiii
Chapter 1	Introduction	
1.1	High-Speed Voltage-Mode Analog-to-Digital Converter	3
1.2	Current-Mode Techniques for Analog-to-Digital Converter Design	7
	1.2.1 Current-Mode Analog Signal Processing	7
	1.2.2 Switched-Current (SI) Sample-and-Hold Circuits (SHCs)	8
	1.2.3 Current-Mode Analog-to-Digital Converters	10
1.3	Research Motivation and Organization of This Thesis	15
Chapter 2	2 The Design of High-Speed Pipelined Analog-to-Digital	
	Converters Using Voltage-Mode Sampling and	
	Current-Mode Processing Techniques	
2.1	Introduction	18
2.2	Chip Design	19
	2.2.1 Voltage-Mode Sampling and Current-Mode Processing Architecture	19
	2.2.2 Circuits Implementation	24

	2.3	HSPICE Simulation and Experimental Results	31
		2.3.1 HSPICE Simulation Results	31
		2.3.2 Experimental Results	35
		2.3.3 Discussion	41
	2.4	Summary	45
Chap	pter 3	New Current-Mode Full Wave-pipelined Architectures	
		for High-Speed Analog-to-Digital Converters	
	3.1	Introduction	47
	3.2	Full Wave-Pipelined ADCs	49
	3.3	Circuit Implementation and Simulation Results	60
		3.3.1 Current Mirror Design	60
		3.3.2 Sub-DACs Design	63
		3.3.3 Current Comparator Design	64
	3.4	Experimental Results and Discussions	68
		3.4.1 Experimental Results	68
		3.4.2 Discussion	74
	3.5	Post-Simulation Results of the Modified FWP-IADC	75
	3.6	Summary	81
Chap	pter 4	Design Techniques for Indirect Transfer Wave-Pipelined	
		Analog-to-Digital Converters	
	4.1	Introduction	83
	4.2	The Architecture of the Indirect Transfer WP-IADC (ITWP-IADC)	84
	4.3	Circuit Design	88
		4.3.1 Basic Building Block Circuits	88

		4.3.2	Switched-Current Cell Circuits	90
,	4.4	HSPICE	E Simulation	95
		4.4.1	Simulation Results of 2-section ITWP-IADC	95
		4.4.2	Simulation Results of 4-section ITWP-IADC	98
,	4.5	Summar	у	102
Chap	pter 5	Con	clusion and Future Work	
	5.1	Main Re	esults of This Thesis	103
	5.2	Future V	Vork	105
Refe	rence	S		107
Vita			THE PARTY OF THE P	121
Publication List		TB96	122	

List of Tables

Chapter 1		
Table 1.1	Techniques and features of reported SI sample-and-hold circuits	9
Table 1.2	Major characteristics of the reported SI sample-and-hold circuits	10
Table 1.3	The related SI sample-and-hold techniques for the reported pipelined IADCs	14
Table 1.4	The comparisons of chip area for voltage-mode and current-mode ADCs	15
Chapter 2		
Table 2.1	The comparison of post-simulated and measured results for the proposed ADC	241
Chapter 3	ESA	
Table 3.1	The summarized post-simulation and measurement results of the FWP-IADC	73
Table 3.2	Major characteristics of post-simulation results for the modified FWP-IADC	81
Table 3.3	Timing difference between two versions for FWP-IADC	81
Chapter 4		
Table 4.1	Major characteristics of simulation results for the ITWP-IADC	101
Table 4.2	Comparison of CMOS current-mode pipelined ADCs	101

List of Figures

Chapter 1		
Figure 1.1	Resolution versus conversion rate of the recently reported CMOS	
	high-speed voltage-mode A/D converters.	2
Figure 1.2	Block diagram of a pipelined ADC.	5
Figure 1.3	Block diagram of an interleaved ADC.	6
Figure 1.4	The simple current sample-and-hold amplifier performing the function	
	of scaling, inversion, summation, and delay.	8
Figure 1.5	The reference-restoring ADC algorithm.	11
Figure 1.6	The active current mirror.	12
Figure 1.7 Chapter 2	Resolution versus conversion rate of the recently reported CMOS high-speed IADC.	13
Figure 2.1	The block diagram of the proposed ADC.	20
Figure 2.2	The detailed structure of the pipelined stage i.	21
Figure 2.3	The detailed structure of the final stage.	22
Figure 2.4	The decision algorithm of the reference current level.	23
Figure 2.5	(a) Linearized folded-cascode CMOS input buffer. (b) Source follower. (c)	
	One stage sample-and-hold circuit.	26
Figure 2.6	The voltage-to-current converter.	26
Figure 2.7	(a) Simple unit current cell (b) Threshold-voltage compensation circuit	
	[111].	28
Figure 2.8	The reshape circuits of the switch control signals and the corresponding	

	waveforms.	29
Figure 2.9	Low input impedance current comparator.	30
Figure 2.10	(a) The block diagram of simulation, (b) ac analysis, (c) linearity analysis	
	(d) slew rate analysis.	32
Figure 2.11	(a) The simulated condition of the VIC, (b) AC analysis, (c) linearity	
	analysis.	33
Figure 2.12	(a) The input impedance of the current comparator (b) The transition	
	characteristic of the current comparator.	34
Figure 2.13	The LSB bit of the output digital codes.	34
Figure 2.14	The simulation result of the FFT analysis.	35
Figure 2.15	The block diagram of the measurement setup.	36
Figure 2.16	The topology of the testing board.	36
Figure 2.17	(a) Top view of the testing board (b) bottom view of the testing board.	37
Figure 2.18	The chip photograph of the fabricated ADC.	37
Figure 2.19	(a) The plot of DNL (b) the plot of INL.	38
Figure 2.20	FFT plot for 1 MHz input frequency at 40 MSample/s	39
Figure 2.21	(a) SNDR versus sampling rate plot at 1 MHz input frequency, (b) the plot	
	of the input frequency versus SNDR for 40 MHz sampling rate, (c) the plot	
	of the input frequency versus SNDR under low sampling rate of 6 MS/s.	40
Figure 2.22	(a) The measurement results of the test key for SHC (b) the impacts of	
	SHC gain error on the differential linearity (DNL).	42
Figure 2.23	The post-simulation results of the current comparator (a) under device	
	perfect matching (b) under device size mismatch of 2%.	43
Figure 2.24	The DNL plot (when bias1 is 2.0V for the current comparator).	44
Figure 2.25	The input impedance of the current comparator for two kinds of condition	44

Chapter 3

Figure 3.1	Wave-pipelined ADC system.	49
Figure 3.2	Conceptual block diagram of the proposed 8-bit wave-pipelined	
	current-mode analog-to-digital converter (IADC).	50
Figure 3.3	Detailed structure of the wave-pipelined IADC.	52
Figure 3.4	Function block of the CM block.	52
Figure 3.5	(a) Four stage example of the wave-pipelined structure. (b) Output current	
	waveforms of the CM_i stage for full scale input swing. (c) Output current	
	waveforms of the CM _i stage for LSB scale input swing.	54
Figure 3.6	(a) Space-timing diagram of the analog data path A. (b) Space-timing	
	diagram of the analog data path B.	58
Figure 3.7	(a) Enhanced output-impedance current mirror. (b) The simulated output	
	current waveforms of the CM _i stage in FWP-IADC structure with	
	full-scale step input current from 0 to 128 μ A.	62
Figure 3.8	(a) Second and third current-mode sub-DACs. (b) The i th sub-DAC. (c)	
	The output transition curve of the 7 th DAC.	64
Figure 3.9	(a) Conventional current comparator and (b) high-performance current	
	comparator.	66
Figure 3.10	(a) The circuit structure of the low-input-impedance current comparator. (b)	
	The transition characteristic of the current comparator.	68
Figure 3.11	The photograph of the fabricated chip.	69
Figure 3.12	The V-I interface circuit to convert the external voltage signals into	
	internal current signals.	70
Figure 3.13	Measured (a) DNL and (b) INL for 4-b resolution at 20MS/s conversion	
	rate.	71
Figure 3.14	Measured FFT spectrum of the wave-pipelined IADC for a 1.03MHz sine	

	wave sampled at 20 Ms/s conversion rate.	72
Figure 3.15	(a) The measured SNDR versus conversion rate of the wave-pipelined	
	IADC for 1MHz analog input and (b) the measured SNDR versus analog	
	input frequency of the wave-pipelined IADC at 20 MS/s conversion rate.	73
Figure 3.16	Transfer curves of the inverter.	74
Figure 3.17	The incorrect layout of output buffer for the fabricated ADC.	75
Figure 3.18	The modified layout of output buffer for the revised FWR-IADC.	76
Figure 3.19	The layout of the low-input-impedance current comparator.	77
Figure 3.20	The layout of whole chip for the modified version.	77
Figure 3.21	The results of post-simulation (a) DNL and (b) INL at 55 MS/s sampling	
	rate.	78
Figure 3.22	The FFT spectrum for a 10 MHz sine-wave input signal at 55 MSample/s.	78
Figure 3.23	The SNDR versus input frequency characteristics.	79
Figure 3.24	The FFT spectrum for a 1 MHz sine-wave input signal at 90 MSample/s.	80
Figure 3.25	The SNDR versus input frequency characteristics at 90 MSample/s.	80
Chapter 4		
Figure 4.1	(a) The simplified block diagram of the two-section ITWP-IADC for 4 CM	
	stages. (b) The space-timing diagram of the two-section ITWP-IADC for 4	
	CM stages.	85
Figure 4.2	The simplified block diagram of the two-section ITWP-IADC for 8 CM	
	stages.	87
Figure 4.3	The simplified block diagram of the four-section ITWP-IADC for 8 CM	
	stages.	88
Figure 4.4	(a) The simulated output current waveforms of the $CM_{\rm i}$ stage in	
	two-section ITWP-IADC structure with full-scale step input current from 0	

	to 128 μ A. (b) The simulated output current waveforms of the CM _i stage in	
	four-section ITWP-IADC structure with full-scale step input current from	
	0 to 128 $\mu A.$ (c) The output current waveforms of the $CM_{\rm i}$ stage in	
	four-section ITWP-IADC structure (2 current mirrors in each CM stage).	90
Figure 4.5	Switched-current cell circuit (switched-current sample-and-hold circuit).	92
Figure 4.6	The simulated capacitance value of one NMOS vs. its terminal voltage	
	difference in 0.35 μm CMOS process.	93
Figure 4.7	The transition waveform of the output current (Io) in switched-current cell	
	circuit.	93
Figure 4.8	(a) The FFT spectrum for a 10 MHz sine wave input signal, (b) The FFT	
	spectrum for a 24.7 MHz sine wave input signal.	94
Figure 4.9	The simulation results of the 2-section ITWP-IADC (a) DNL and (b) INL	
	for 8-bit resolution at 77 MS/s conversion rate.	95
Figure 4.10	The FFT spectrum of a 10 MHz sinusoidal input with the 2-section	
	ITWP-IADC operated at 77 MS/s conversion rate.	96
Figure 4.11	The SNDR versus input frequency characteristics at 77 MS/s conversion	
	rate.	97
Figure 4.12	The SNDR versus input frequency characteristics at 100 MS/s conversion	
	rate.	97
Figure 4.13	The simulation results of the 4-section ITWP-IADC (a) DNL and (b) INL	
	for 8-bit resolution at 111 MS/s conversion rate.	98
Figure 4.14	The FFT spectrum of a 30 MHz sinusoidal input with the 4-section	
	ITWP-IADC operated at 111 MS/s conversion rate.	99
Figure 4.15	The SNDR versus input frequency characteristics for 4-section	
	ITWP-IADC at 111 MS/s conversion rate.	100
Figure 4.16	The SNDR versus input frequency characteristics for 4-section	

