

References

- [1] K. J. McCall, M. J. Demler, and M. W. Plante, "A 6-bit 125 MHz CMOS A/D converter," in Proc. CICC, May 1992, pp. 16.8.1-16.8.4.
- [2] M. J. M. Pelgrom, A. C. Jeannet V. Rens, Maarten Vertreg, and M. B. Dijkstra, "A 25-Ms/s 8-bit CMOS A/D converter for embedded application," IEEE J. Solid-State Circuits, vol. 29, no. 8, pp. 879-886, Aug. 1994.
- [3] S. Tsukamoto et al., "A CMOS 6-b, 200 Msample/s, 3 V-supply A/D converter for a PRML read channel LSI," IEEE J. Solid-State Circuits, vol.31, no. 11, pp. 1831-1836, Nov. 1996.
- [4] S. Tsukamoto, W. G. Schofield, and T. Endo, "A CMOS 6-b, 400-Msample/s ADC with error correction," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1939-1947, Dec. 1998.
- [5] I. Mehr and D. Dalton, "A 500-Msample/s, 6-bit Nyquist-rate ADC for disk-drive read-channel applications," IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 912-920, Dec. 1999.
- [6] M. Choi, A. A. Abidi, "A 6-b 1.3-Gsample/s A/D converter in 0.35- μ m CMOS," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1847-1858, Dec. 2001.
- [7] P. C. S. Scholtens and M. Vertregt, "A 6-b 1.6-Gsample/s flash ADC in 0.18- μ m CMOS using averaging termination," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1599-1609, Dec. 2002.
- [8] K. Uyttenhove and M. S. J. Steyaert, "A 1.8-V 6-bit 1.3-GHz flash ADC in 0.25- μ m CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1115-1122, July 2003.

- [9] J. Doernberg, P. R. Gray and D. A. Hodges, "A 10-bit 5-Msample/s CMOS two-step flash ADC," *IEEE J. Solid-State Circuits*, vol. 24, no. 2, pp. 241-249, April 1989.
- [10] B. Razavi and B. A. Wolley, "A 12-b 5-Msample/s two-step A/D converter," *IEEE J. Solid-State Circuits*, vol. 29, no. 12, pp.1667-1678, Dec. 1992.
- [11] A. G. F. Dingwall and V. Zazzu, "An 8-MHz CMOS subranging 8-bit A/D converter," *IEEE J. Solid-State Circuits*, vol. Sc-20, no. 6, pp. 1138-1143, Dec.1985.
- [12] M. Yotsuyanagi et al., "A 2 V, 10 b, 20 Msample/s, mixed-mode subranging CMOS A/D converter," *IEEE J. Solid-State Circuits*, vol. 30, no. 12, pp.1533-1537, Dec. 1995.
- [13] B. P. Brandt and J. Lutsky, "A 75-mW, 10-b, 20-MSPS CMOS subranging ADC with 9.5 effective bits at nyquist," *IEEE J. Solid-State Circuits*, vol. 34, no. 12, pp. 1788-1795, Dec. 1999.
- [14] M. Ishikawa and T. Tsukahaara, "An 8-bit 50-Mhz CMOS A/D converter with pipelined wide-band S/H," *IEEE J. Solid-State Circuits*, vol. 24, no. 12, pp. 1485-1491, Dec. 1989.
- [15] D. W. Cline and P. R. Gray, "A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2 μm CMOS," *IEEE J. Solid-State Circuits*, vol. 31, no. 3, pp. 294-303, March 1996.
- [16] P. C. Yu and H.-S. Lee, "A 2.5-V, 12-b, 5-Msample/s pipelined CMOS ADC," *IEEE J. Solid-State Circuits*, vol. 31, no. 12, pp. 1854-1861, Dec. 1996.
- [17] T. B. Cho and P. R. Gray, "A 10 b, 20 Msample/s, 35 mW pipelined A/D converter," *IEEE J. Solid-State Circuits*, vol. 30, no. 3, pp. 166-172, Mar. 1995.
- [18] M. Yotsuyanagi, T. Etoh, and K. Hirata, "A 10-b 50-MHz pipelined CMOS A/D converter with S/H," *IEEE J. Solid-State Circuits*, vol. 28, no. 3, pp. 292-300, Mar.

1993.

- [19] I. Mehr and L. Singer, "A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC," *IEEE J. Solid-State Circuits*, vol. 35, no. 3, pp. 318-325, March 2000.
- [20] H.-S. Chen, B.-S. Song, and K. Bacrania, "A 14-b 20-Msamples/s CMOS pipelined ADC," *IEEE J. Solid-State Circuits*, vol. 36, no. 6, pp. 997-1001, June 2001.
- [21] W. Yang, D. Kelly, I. Mehr, M. T. Sayuk, and L. Singer, "A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input," *IEEE J. Solid-State Circuits*, vol. 36, no. 12, pp. 1931-1936, Dec. 2001.
- [22] D. Miyazaki, S. Kawahito, and M. Furuta, "A 10-b 30-MS/s low-power pipelined CMOS A/D converter using a pseudodifferential architecture," *IEEE J. Solid-State Circuits*, vol. 38, no. 2, pp. 369-373, Feb. 2003.
- [23] D.-Y. Chang and U.-K. Moon, "A 1.4-V 10-bit 25-MS/s pipelined ADC using opamp-reset switching technique," *IEEE J. Solid-State Circuits*, vol. 38, no. 8, pp. 1401-1404, Aug. 2003.
- [24] B.-M. Min, P. Kim, F. W. Bowman, D. M. Boisvert, and A. J. Aude, "A 69-mW 10-bit 80-MSample/s pipelined CMOS ADC," *IEEE J. Solid-State Circuits*, vol. 38, no. 12, pp. 2031-2039, Dec. 2003.
- [25] B. Nauta and A.G. W. Venes, "A 70-Ms/s 110mW 8-b CMOS folding and interpolating A/D converter," *IEEE J. Solid-State Circuits*, vol. 30, no. 12, pp. 1302-1308, Dec. 1995.
- [26] R. Roover and M. S. J. Steyert, "A 175 Ms/s, 6 b, 160mW, 3.3 V CMOS A/D converter," *IEEE J. Solid-State Circuits*, vol.31, no. 7, pp. 938-944, July 1996.
- [27] M. P. Flynn and B. Sheahan, "A 400-Msample/s, 6-b CMOS folding and interpolating ADC," *IEEE J. Solid-State Circuits*, vol. 33, no. 12, pp. 1932-1938, Dec. 1998.

- [28] A. G. W. Venes and R. J. van de Plassche, "An 80-MHz, 80-mW, 8-b CMOS Folding A/D Converter with distributed track-and-hold preprocessing," *IEEE J. Solid-State Circuits*, vol. 31, no. 12, pp.1846-1853, Dec. 1996.
- [29] K. Bult and A. Buchwald, "An embedded 240-mW 10b 50-Ms/s CMOS ADC in 1-mm²," *IEEE J. Solid-State Circuits*, vol. 32, no. 12, pp. 1887-1895, Dec. 1997.
- [30] B.-S. Song, P. L. Rakers, and S. F. Gillig, "A 1-V 6-b 50-MSamples/s current-interpolating CMOS ADC," *IEEE J. Solid-State Circuits*, vol. 35, no. 4, pp. 647-651, April 2000.
- [31] Y. Li and E. Sanchez-Sinencio, "A wide input bandwidth 7-bit 300-MSample/s folding and current-mode interpolating ADC," *IEEE J. Solid-State Circuits*, vol. 38, no. 8, pp. 1405-1410, Aug. 2003.
- [32] C. S. G. Conroy, D. W. Cline, and P. R. Gray, "An 8-b 85-Ms/s parallel pipeline A/D converter in 1-um CMOS," *IEEE J. Solid-State Circuits*, vol.28, no. 4, pp.447-454, April 1993.
- [33] K. Nakamura, M. Hotta, L. R. Carley, and D. J. Allstot, "An 85mW, 10 b, 40Msamples/s CMOS parallel-pipelined ADC," *IEEE J. Solid-State Circuits*, vol. 30, no. 3, pp.173-183, March 1995.
- [34] L. Sumanen, M. Waltari, and K. A. I. Halonen, "A 10-bit 200-MS/s CMOS parallel pipeline A/D converter," *IEEE J. Solid-State Circuits*, vol. 36, no. 7, pp. 1048-1055, July 2001.
- [35] Y.-T. Wang and B. Razavi, "An 8-bit 150-MHz CMOS A/D converter," *IEEE J. Solid-State Circuits*, vol. 35, no. 3, pp. 308-317, March 2000.
- [36] K. Nagaraj, D. A. Martin, M. Wolfe, R. Chattopadhyay, S. Pavan, J. Cancio, and T. R.

Viswanathan, "A dual-mode 700-Msamples/s 6-bit 200-Msamples/s 7-bit A/D converter in a 0.25- μ m digital CMOS process," *IEEE J. Solid-State Circuits*, vol. 35, no. 12, pp. 1760-1768, Dec. 2000.

- [37] R. C. Taft and M. R. Tursi, "A 100-MS/s 8-b CMOS subranging ADC with sustained parametric performance from 3.8 V down to 2.2 V," *IEEE J. Solid-State Circuits*, vol. 36, no. 3, pp. 331-338, March 2001.
- [38] H. Pan, M. Segami, M. Choi, J. Cao, and A. A. Abidi, "A 3.3-V 12-b 50-MS/s A/D converter in 0.6- μ m CMOS with over 80-dB SFDR," *IEEE J. Solid-State Circuits*, vol. 35, no. 12, pp. 1769-1780, Dec. 2000.
- [39] M.-J. Choe, B.-S. Song, and K. Bacrania, "An 8-b 100-MSample/s CMOS pipelined folding ADC," *IEEE J. Solid-State Circuits*, vol. 36, no. 2, pp. 184-194, Feb. 2001.
- [40] B. Murmann and B. E. Boser, "A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification," *IEEE J. Solid-State Circuits*, vol. 38, no. 12, pp. 2040-2050, Dec. 2003.
- [41] B. Razavi, "Principles of Data Conversion System Design," *IEEE Press*, New York, 1995.
- [42] B. Razavi, "Design of sample-and-hold amplifiers for high-speed low-voltage A/D converters," in *Proc. CICC*, May 1997, pp. 59-66.
- [43] D. A. Johns, and K. Martin, "Analog Integrated Circuit Design," John Wiley & Sons, Inc., 1997.
- [44] C. Toumazou, J. B. Hughes, and N. C. Battersby, "Switched Currents: an analogue technique for digital technology," Peter Peregrinus, London 1993.
- [45] C. Toumazou, F. J. Lidgey, and D. G. Haigh, "Analogue IC Design: the current-mode

approach,” Peter Peregrinus, London 1990

- [46] J. B. Hughes, N. C. Bird, and I. C. Macbeth, “Switched currents—a new technique for analog sample-data signal processing,” in *Proc. IEEE Int. Symp. Circuits and Systems (ISCAS)*, 1989, pp. 1584-1587.
- [47] Z. Wang, “Current-Mode Integrated Circuits for analog Computation and Signal Processing,” Kluwer Academic Publisher, *J. Analog Integrated Circuits and Signal Processing*, vol. 1, no. 1, pp. 287-295, 1991.
- [48] C.-C. Chen, “The design and analysis of new current-mode analog-to-digital converters and sample/hold circuits,” Ph.D. dissertation, Inst. of Electronic, National Chiao-Tung University, Hsinchu, Taiwan, May 1996.
- [49] C.-Y. Wu and C.-H. Cheng, “A Learnable Cellular Neural Network (CNN) Structure with Ratio Memory for Image Processing” *IEEE Trans. Circuits and Systems I: Fundamental Theory and Applications*, vol. 49, no. 12, pp. 1713-1723, December 2002.
- [50] P. Aubert, H. J. Oguey, and R. Vulleumier, “Monolithic optical position encoder with on-chip photodiodes,” *IEEE J. Solid-State Circuits*, vol. 23, no. 2, pp. 465-473, April 1988.
- [51] H. Zimmermann, T. Heide, and A. Ghazi, “Monolithic high-speed CMOS-photoreceiver,” *IEEE Photonics Technology Letters*, vol. 11, no. 2, pp. 254-256, Feb. 1999.
- [52] T.-Y. Wu, C.-T. Jih, J.-C. Chen, and C.-Y. Wu, “A low glitch 10-bit 75-MHz CMOS video D/A converter,” *IEEE J. Solid-State Circuits*, vol. 30, no. 1, pp. 68-72, Jan. 1995.
- [53] J. Bastos et al., “A 12-Bit intrinsic accuracy high-speed CMOS DAC,” *IEEE J. Solid-State Circuits*, vol. 33, no. 12, pp. 1959-1969, Dec. 1998.

- [54] C. H. Lin and K. Bult, "A 10-b, 500-Msample/s CMOS DAC in 0.6 mm²," *IEEE J. Solid-State Circuits*, vol. 33, no. 12, pp. 1948-1958, Dec. 1998.
- [55] G. A. M. van der Plas, J. Vandenbussche, W. Sansen, M. S. J. Steyaert, and G. G. E. Gielen, "A 14-bit intrinsic accuracy Q² random walk CMOS DAC," *IEEE J. Solid-State Circuits*, vol. 34, no. 12, pp. 1708-1718, Dec. 1999.
- [56] A. van den Bosch, M. A. F. Borremans, M. S. J. Steyaert, and W. Sansen, "A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter," *IEEE J. Solid-State Circuits*, vol. 36, no. 3, pp. 315-324, March 2001.
- [57] K. Ishibashi et al., "A 6-ns 4-Mb CMOS SRAM with offset-voltage-insensitive current sense amplifiers," *IEEE J. Solid-State Circuits*, vol. 30, no. 4, pp. 480-486, April 1995.
- [58] B. Wicht, J.-Y. Larguier, and D. Schmitt-Landsiedel, "A 1.5V 1.7ns 4k /spl times/ 32 SRAM with a fully-differential auto-power-down current sense amplifier," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2003, vol. 1, pp. 462-463,508.
- [59] B. Wicht, D. Schmitt-Landseidel, S. Paul, and A. Sanders, "SRAM current-sense amplifier with fully-compensated bit line multiplexer," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2001, pp. 172-173,443.
- [60] Y. Sugimoto, "A 1.6 V 10-bit 20 MHz current-mode sample and hold circuit," in *Proc. IEEE Int. Symp. Circuits and Systems (ISCAS)*, May 1995, vol. 2, pp. 1332-1335.
- [61] Y. Sugimoto, and S. Imai, "The design of a 1 V, 40 MHz, current-mode sample-and-hold circuit with 10-bit linearity," in *Proc. IEEE Int. Symp. Circuits and Systems (ISCAS)*, May 1999, vol. 2, pp. 132-135.
- [62] Y. Sugimoto, "A 1.5-V current-mode CMOS sample-and-hold IC with 57-dB S/N at 20 MS/s and 54-dB S/N at 30 MS/s," *IEEE J. Solid-State Circuits*, vol. 36, no. 4, pp.

696-700, April 2001.

- [63] Y. Sugimoto, "A 1 V operational, 20 MS/s and 57 dB of S/N, current-mode CMOS sample-and-hold IC," in *Symp. VLSI Circuits Dig. Tech. Papers*, June 2001, pp. 207-208.
- [64] Y. Sugimoto, "A realization of a below-1-V operational and 30-MS/s sample-and-hold IC with a 56-dB signal-to-noise ratio by applying the current-based circuit approach," *IEEE Trans. Circuits and Systems I*, vol. 51, no. 1, pp. 110-117, Jan. 2004.
- [65] Y. Sugimoto and T. Iida, "A current-mode, 3 V, 20 MHz, 9-bit equivalent CMOS sample-and-hold circuit," in *Proc. ASP-DAC* Jan. 1997, pp. 685-686.
- [66] J. B. Hughes and K. W. Moulding, "S²I: A two-step approach to switched-currents," in *Proc. IEEE Int. Symp. Circuits and Systems (ISCAS)*, May 1993, vol. 2, pp. 1235-1238.
- [67] J. B. Hughes and K. W. Moulding, "S³I: The seamless S²I switched-current cell," in *Proc. IEEE Int. Symp. Circuits and Systems (ISCAS)*, June 1997, pp. 113-116.
- [68] M. Helfenstein and G. S. Moschytz, "Improved two-step clock-feedthrough compensation technique for switched current circuits," *IEEE Trans. Circuits and Systems II*, vol. 45, no. 6, pp. 739-743, June 1998.
- [69] H. C. Yang, T. S. Fiez, and D. J. Allstot, "Current-feedthrough effects and cancellation techniques in switched-current circuits," in *Proc. IEEE Int. Symp. Circuits and Systems (ISCAS)*, May 1990, vol. 4, pp. 3186-3188.
- [70] M. Song, Y. Lee, and W. Kim, "A clock feedthrough reduction circuit for switched-current systems," *IEEE J. Solid-State Circuits*, vol. 28, no. 2, pp. 133-137, Feb. 1993.
- [71] H.-K. Yang, and E. I. El-Masry, "Clock feedthrough analysis and cancellation in current

sample/hold circuits,” in *Proc. IEE Circuits, Devices and Systems*, vol. 141, no. 6, pp. 510-516, Dec. 1994.

- [72] M. Helfenstein and G. S. Moschytz, “Clock feedthrough compensation technique for switched-current circuits,” *IEEE Trans. Circuits and Systems II*, vol. 42, no. 3, pp. 229-231, March 1995.
- [73] T. S. Fiez et al., “Signal-dependent clock-feedthrough cancellation in switched-current circuits,” in *Proc. IEEE Int. Symp. Circuits and Systems (ISCAS)*, June 1991, pp. 785-788.
- [74] T. S. Fiez, G. Liang, and D. J. Allstot, “Switched-current circuit design issues,” *IEEE J. Solid-State Circuits*, vol. 26, no. 3, pp. 192-202, March 1991.
- [75] D. G. Nairn, “Zero-voltage switching in switched current circuits,” in *Proc. IEEE Int. Symp. Circuits and Systems (ISCAS)*, May 1994, vol. 5, pp. 289-292.
- [76] D. G. Nairn, “A high-linearity sampling technique for switched-current circuits,” *IEEE Trans. Circuits and Systems II*, vol. 43, no. 1, pp. 49-52, Jan. 1996.
- [77] D. G. Nairn, “Amplifiers for high-speed current-mode sample-and-hold circuits,” in *Proc. IEEE Int. Symp. Circuits and Systems (ISCAS)*, May 1992, vol. 4, pp. 2045-2048.
- [78] G. K. Balachandran and P. E. Allen, “Switched-Current Circuits in Digital CMOS technology with low charge-injection errors,” *IEEE J. Solid-State Circuits*, vol. 37, no. 10, pp. 1271-1281, Oct. 2002.
- [79] J. M. Martins and V. F. Dias, “Very low-distortion fully differential switched-current memory cell,” *IEEE Trans. Circuits and Systems II*, vol. 46, no. 5, pp. 640-643, May 1999.
- [80] C.-Y. Wu, C. -C. Chen, and J.-J. Cho, “Precise CMOS current sample/hold circuits

using differential clock feedthrough attenuation techniques,” *IEEE J. Solid-State Circuits*, vol. 30, no. 1, pp.76-80, Jan. 1995.

- [81] W. Guggenbuhl, J. Di, and J. Goette, “Switched-current memory circuits for high-precision applications,” *IEEE J. Solid-State Circuits*, vol. 29, no. 9, pp. 1108-1116, Sep. 1994.
- [82] B. Razavi, “Design of Analog CMOS Integrated Circuits,” McGraw-Hill, New York, 2001.
- [83] E. Säckinger and W. Guggenbuhl, “A High-Swing, High-Impedance MOS Cascode Circuit,” *IEEE Journal of Solid State*, vol. 25, no.1, pp. 289-298, Feb. 1990.
- [84] D. G. Nairn and C. A. T. Salama, “A current mode algorithmic analog-to-digital converter,” in *Proc. IEEE Int. Symp. Circuits and Systems (ISCAS)*, 1988, pp. 2573-2576.
- [85] D. G. Nairn and C. A. T. Salama, “Current mode algorithmic analog-to-digital converters,” *IEEE J. Solid-State Circuits*, vol. 25, no. 4, pp. 997-1004, Aug. 1990.
- [86] N. Tan and S. Eriksson, “A low-voltage switched-current delta-sigma modulator,” *IEEE J. Solid-State Circuits*, vol. 27, no. 5, pp. 599-603, May 1995.
- [87] J. Nedved, J. Vanneuville, D. Gevaert, and J. Sevenhans, “A transistor-only switched current sigma-delta A/D converter for a CMOS speech CODEC,” *IEEE J. Solid-State Circuits*, vol. 30, no. 7, pp. 819-822, July 1995.
- [88] N. Moeneclaey and A. Kaiser, “Design techniques for high-resolution current-mode sigma-delta modulators,” *IEEE J. Solid-State Circuits*, vol. 32, no. 7, pp. 953-958, July 1997.
- [89] J. M. de la Rosa, B. Perez-Verdu, R. del Rio, and A. Rodriguez-Vazquez, “A CMOS

0.8- μm transistor-only 1.63-MHz switched-current bandpass $\Sigma\Delta$ modulator for AM signal A/D conversion,” *IEEE J. Solid-State Circuits*, vol. 35, no. 8, pp. 1220-1226, Aug. 2000.

- [90] D. G. Nairn and C. A. T. Salama, “A ratio-independent algorithmic analog-to-digital converter combining current mode and dynamic techniques,” *IEEE Trans. Circuits and Systems*, vol. 37, no. 3, pp. 319-325, March 1990.
- [91] C.-C. Chen and C.-Y. Wu, “Design techniques for 1.5-V low-power CMOS current-mode cyclic analog-to-digital converters,” *IEEE Trans. Circuits and Systems II*, vol. 45, no. 1, pp. 28-40, Jan. 1998.
- [92] J.-S. Wang and C.-L. Wey, “12-bit 100-ns/bit 1.9-mW CMOS switched-current cyclic A/D converter,” *IEEE Trans. Circuits and Systems II*, vol. 46, no. 5, pp. 507-516, May 1999.
- [93] D. Macq and P. G. A. Jespers, “A 10-bit pipelined switched-current A/D converter,” *IEEE J. Solid-State Circuits*, vol. 29, no. 8, pp. 967-971, Aug. 1994.
- [94] M. Bracey, W. Redman-White, J. B. Hughes, and J. Richardson, “A 70MS/s 8-bit differential switched-current CMOS A/D converter using parallel interleaved pipelines,” in *Proc. IEEE Region 10 Int. Conf. Microelectronics and VLSI (TENCON'95)*, 1995, pp. 143-146.
- [95] C.-Y. Wu, C.-C. Chen, and J.-J. Cho, “A CMOS transistor-only 8-b 4.5-Ms/s pipelined analog-to-digital converter using fully-differential current-mode circuit techniques,” *IEEE J. Solid-State Circuits*, vol. 30, no. 5, pp. 522-532, May 1995.
- [96] M. Bracey, W. Redman-White, J. Richardson, and J. B. Hughes, “A full Nyquist 15 MS/s 8-b differential switched-current A/D converter,” *IEEE J. Solid-State Circuits*, vol.

31, no. 7, pp. 945-951, July 1996.

- [97] A. J. Correia, J. C. Guilherme, and J. E. Franca, "Current-mode algorithmic pipeline analog-to-digital converter," in *Proc. Asia Pacific Conference on Circuits and Systems*, Nov. 1996, pp. 401-404.
- [98] J. P. A. Carreira, C. Dupuy, and J. E. Franca, "A compact three-step pipelined CMOS current-mode A/D converter," in *Proc. Int. Symp. Circuits and Systems (ISCAS)*, June 1997, vol. 1, pp. 465-468.
- [99] M. Gustavsson and N. Tan, "New current-mode pipeline A/D converter architectures," in *Proc. Int. Symp. Circuits and Systems (ISCAS)*, June 1997, vol. 1, pp. 417-420.
- [100] R. C. C. Hui and H. C. Luong, "A CMOS current-mode pipeline ADC using zero-voltage sampling technique," in *Proc. Int. Symp. Circuits and Systems*, May 1998, vol. 1, pp. 9-12.
- [101] B. E. Jonsson, "A 3 V, 10 bit, 6.4 MHz switched-current CMOS A/D converter design," in *Proc. Int. Conf. Electronics, Circuits and Systems (ICECS)*, Sept. 1998, vol. 1, pp. 27-30.
- [102] B. E. Jonsson and H. Tenhunen, "A 3V switched-current pipelined analog-to-digital converter in a 5V CMOS process," in *Proc. IEEE Int. Symp. Circuits and Systems*, 1999, pp. II351-II354.
- [103] B. E. Jonsson and H. Tenhunen, "A dual 3-V 32-MS/s CMOS switched-current ADC for telecommunication applications," in *Proc. Int. Symp. Circuits and Systems*, 1999, pp. II343-II346.
- [104] R. Srowik and R. Schuffny, "A high resolution pipelined A/D converter using current-mode techniques," in *IEE Proc. Int. Conf. Advanced A/D and D/A conversion*

techniques and their applications, July 1999, no. 466, pp. 164-167.

- [105] D. Antonio-Torres, G. Espinosa-Flores-Verdad, A. Diaz-Sanchez, and D. Baez-Lopez, "A 1 MHz, 8-bit pipelined A/D converter using switched-current memory cells," in *Proc. Midwest Symposium on Circuits and Systems*, Aug. 2000, vol. 3, pp. 1330-1333.
- [106] J. B. Hughes, M. Mec, and W. Donaldson, "A low voltage 8-bit, 40 MS/s switched-current pipeline analog-to-digital converter," in *IEEE Proc. Int. Symp. Circuits and Systems (ISCAS)*, May 2001, vol. 1, pp. 572-575.
- [107] K. Poulton, R. Neff, W. Liu, A. Burstein, and M. Heshami, "A 4Gsample/s 8b ADC in 0.35 μ m CMOS," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2002, pp. 166-167.
- [108] A. Boni *et al.*, "A 10-b 185-MS/s Track-and-Hold in 0.35 μ m CMOS," *IEEE J. Solid-State Circuits*, vol. 36, pp. 195-203, Feb. 2001.
- [109] C.-Y. Wu and Y.-Y. Liow, "High-Speed CMOS Current-Mode Wave-Pipelined Analog-to-Digital Converter," in *IEEE Proc. Int. Conf. Electronics, Circuits and Systems (ICECS)*, Jounieh, Lebanon, Dec. 2000, vol. 2, pp. 907-910.
- [110] C.-Y. Wu and Y.-Y. Liow, "New Current-Mode Wave-Pipelined Architectures for High-Speed Analog-to-Digital Converters," *IEEE Trans. Circuits and Systems I*, vol. 51, no. 1, pp. 25-37, Jan. 2004.
- [111] S.-Y. Chin and C.-Y. Wu, "A10-b 125-MHz CMOS Digital-to-Analog Converter (DAC) with Threshold-Voltage Compensated Current Sources," *IEEE J. Solid-State Circuits*, vol. 29, no. 11, pp. 1374-1380, Nov. 1994.
- [112] S. Mortezaipoor and E. K. F. Lee, "A 1-V, 8-Bit successive approximation ADC in standard CMOS process," *IEEE J. Solid-State Circuits*, vol. 35, no. 4, pp. 642-646,

April 2000.

- [113] J. Doernberg, H. Lee, and D. A. Hodges, "Full-speed testing of A/D converters," *IEEE J. Solid-State Circuits*, vol. 19, no. 6, pp. 820-827, Dec. 1984.
- [114] W.-H. Lien and W. P. Burlison, "Wave-domino logic: theory and applications," *IEEE Trans. Circuits and Systems II*, vol. 42, pp. 78-91, Feb. 1995.
- [115] H.-J. Song, J.-P. Kim, J.-J. Lee, J.-H. Oh, S.-H. Ahn, and I. Hwang, "A 200 MHz register-based wave-pipelined 64 M synchronous DRAM," *IEEE J. Solid-State Circuits*, vol. 32, no. 1, pp. 92-99, Jan. 1997.
- [116] W. P. Burlison *et al.*, "Wave-Pipelining: A Tutorial and Research Survey," *IEEE Trans. VLSI Systems*, vol. 6, no. 3, pp. 464-474, Sep. 1998.
- [117] H.-J. Yoo, "A study of pipeline architectures for high-speed synchronous DRAM's," *IEEE J. Solid-State Circuits*, vol. 32, no. 10, pp. 1597-1603, Oct. 1997.
- [118] D. Ghosh and S. K. Nandy, "Design and realization of high-performance wave-pipelined 8x8 b multiplier in CMOS technology," *IEEE Trans. VLSI Systems*, vol. 3, no. 1, pp. 36-48, March 1995.

Publication List

(A) JOURNAL PAPERS

- [1] Chung-Yu Wu and Yu-Yee Liow, “New Current-Mode Wave-Pipelined Architectures for High-Speed Analog-to-Digital Converters,” *IEEE Trans. Circuits and Systems I: Regular Papers*, vol. 51, no. 1, pp. 25-37, Jan. 2004.

(B) CONFERENCE PAPERS

- [1] Yu-Yee Liow and Chung-Yu Wu, “The design of high-speed pipelined analog-to-digital converters using voltage-mode sampling and current-mode processing techniques,” in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, May 2002, vol. III, p117-120.
- [2] Chung-Yu Wu and Liow Yu-Yee, “High-speed CMOS current-mode wave-pipelined analog-to-digital converter,” in *Proc. IEEE Int. Conf. on Electronics, Circuits and Systems (ICECS)*, Jounieh, Lebanon, Dec. 2000, vol. 2, pp. 907-910.
- [3] Chung-Yu Wu and Liow Yu-Yee, “A new dynamic ternary sense amplifier for 1.5-bit/cell multi-level low-voltage CMOS DRAMs,” in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, Orlando, Florida, USA, 1999, vol. I, pp. I-47 ~ I-50.
- [4] Kuo-Hsing Cheng, Liow Yu Yee and Jian-Hung Chen, “A suggestion for Low-Power Current-Sensing Complementary Pass-Transistor Logic Interconnection,” in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, Hong Kong, June 1997, vol. 3, pp. 1948-1951.
- [5] Kuo-Hsing Cheng and Liow Yu Yee (Yii-Yih Liaw), “A 1.2V CMOS Multiplier Using Low-Power Current-Sensing Complementary Pass-Transistor Logic,” in *Proc. IEEE Int. Conf. on Electronics, Circuits and Systems (ICECS)*, Rodos, Greece, October 1996, vol. 2, pp. 1037-1040.

- [6] Kuo-Hsing Cheng and Yii-Yih Liaw, “A Low-Power Current-Sensing Complementary Pass-Transistor Logic (LCSCPTL) for Low-Voltage High-Speed Applications,” in *Proc. Symp. on VLSI Circuits, Tech. Dig.*, Honolulu., Hawaii, June 1996, pp. 16-17.

