

# **Series Resistance and Mobility Extraction Method in Nanoscale MOSFETs**

**William Po-Nien Chen,**<sup>a,b,z</sup> Pin Su,<sup>a</sup> Ken-Ichi Goto,<sup>b</sup> and Carlos H. Diaz<sup>b</sup>

*a Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan b Taiwan Semiconductor Manufacturing Company, Science-Based Industrial Park, Hsinchu, Taiwan*

This paper presents a BSIM-based method for source/drain series resistance and mobility extraction in nanoscale strained-silicon metal oxide semiconductor field effect transistors (MOSFETs) with halo implants. This method is more accurate than the conventional channel-resistance and shift and ratio method because it considers the gate-length dependence of mobility caused by local uniaxial stress and laterally nonuniform channel doping. We have verified this method using samples with different stressor/ doping conditions and good agreement with experimental data has been obtained. The accuracy of the Berkeley Short-channel  $IGFET \text{ model (BSIM)}$   $R_{sd}$  extraction method is also proven by simulated current–voltage characteristics with different external resistant values. Significant mobility degradation in the short-channel regime has been observed for various uniaxial stressors. This method may serve as a suitable process monitor tool for ultrashallow junction and strained process development. © 2008 The Electrochemical Society. [DOI: 10.1149/1.3005569] All rights reserved.

Manuscript submitted May 30, 2008; revised manuscript received September 19, 2008. Published October 31, 2008.

As strained-silicon and ultrashallow junction (USJ) techniques are widely used to optimize the carrier velocity and parasitic resistances in metal oxide semiconductor field effect transistors (MOS-FETs), an accurate determination of the parasitic source/drain series resistance  $(R_{sd})$  for these nanoscale MOSFETs becomes a crucial issue. Because the series resistance may counteract the mobility enhancement in these strained devices, an accurate  $R_{sd}$  value has to be used in the extraction of intrinsic effective mobility ( $\mu_{\text{eff}}$ ) during process development. Furthermore, the R<sub>sd</sub> parameter is critical to evaluate the performance of USJ engineering works.

Among several studies regarding  $R_{sd}$  extraction in the past,  $1-4$ Kim et al.<sup>1</sup> proposed an integrated methodology to separate  $R_{sd}$ components and utilized the conventional channel-resistance method in the determination of  $R_{sd}$ . Although the channel-resistance method has been widely used,<sup>1,2</sup> it is no longer suitable to nanoscale strained-silicon MOSFETs with halo implants because the laterally nonuniform channel doping as well as uniaxial stress may result in a total resistance  $(R_{\text{tot}})$  which does not scale linearly with gate length  $(L_{\text{TEM}})$ <sup>5</sup>. It is difficult to determine  $R_{\text{sd}}$  accurately from the nonlinear *R*<sub>tot</sub> vs *L*<sub>TEM</sub> characteristics.

Another popular method, shift and ratio, is also unsatisfactory because its basic assumption that  $\mu_{eff}$  is independent of  $L_{TEM}$  is no longer valid.<sup>3</sup> The uniaxial stress that may increase as  $L_{\text{TEM}}$  decreases tends to increase the mobility of short-channel devices, while the halo overlapping profile may degrade the mobility of short-channel devices.<sup>6</sup> Therefore, an adequate method that may accurately determine  $R_{sd}$  for nanoscale strained-silicon MOSFETs with halo implants is sorely needed.

In this work, we tackle this problem by a BSIM-based method.<sup>7</sup> Using this method,  $R_{sd}$  and  $\mu_{eff}$  ( $L_{TEM}$ ) can be extracted well in nanoscale strained devices. The extracted  $\mu_{\text{eff}}$  ( $L_{\text{TEM}}$ ) may also serve as a process monitor for future strain engineering techniques.

# **Devices**

The devices used in this experiment were fabricated by state-ofthe-art integrated circuit manufacturing technology,<sup>8</sup> which provides transistors with gate lengths ranging from  $4 \mu m$  down to  $41 \text{ nm}$ with the same channel width  $(W = 1 \mu m)$  on 300 mm bulk substrate. A 1.2 nm nitrided gate oxide was used as a gate dielectric. Processes with ultralow highly doped extension energy and unique spike rapid thermal annealing conditions were used to maintain good short channel effect control and high activation rate simultaneously. In this study, devices with different extension dosage and various stressors (tensile/compressive/neutral) in n-channel metal oxide semiconductor (NMOS) were adopted to verify this extraction

<sup>z</sup> E-mail: pncheni@tsmc.com

methodology. The test keys constituted by the transistor arrays and calibration patterns are designed for capacitance–voltage *C*-*V* measurement. Transistor arrays with source/drain tied together can provide enough area to characterize the capacitance in nanoscale devices. Moreover, we have used a high-frequency probing system to improve the accuracy and stability of *C*-*V* characterization results.

# **Methodology and Discussion**

Figure 1 shows the main procedure of our proposed BSIM-based  $R_{sd}$  and  $\mu_{eff}$  extraction methodology. Table  $\hat{I}$  provides the related information for key parameters. Please note  $A_{\text{bulk}}$  is one parameter in BSIM3 which is used to take into account bulk charge effect. As the drain bias is large or the channel length is long, the depletion width



**Figure 1.** Flow chart of the BSIM-based  $R_{sd}$  and  $\mu_{eff}$  extraction method.



is not uniform. This will cause a nonuniform distribution of the threshold voltage along the channel. This effect is the so-called bulk charge effect.  $A_{bulk}$  is very close to 1 if the channel length is short. Because the effective channel length ( $L_{\text{eff}}$ ) plays a crucial role in the extraction of  $R_{sd}$ , it needs to be adequately determined first.  $L_{eff}$  can be calculated by  $(L_{\text{TEM}} - 2L_{\text{ov}})$ , as depicted in Fig. 2.  $L_{\text{TEM}}$  may be obtained from the in-line scanning electron microscopy measurement (with accuracy within  $\pm 2$  nm) at polypatterned stage and the etching-induced length bias  $(\Delta L)$ .  $L_{ov}$  represents the overlap distance between the source/drain and gate and can be extracted from  $C-V$  measurement.<sup>9,10</sup> Figure 3 shows the  $C-V$  curves of different  $L_{\text{TEM}}$  values in NMOS.  $C_{\text{ge}}$  and  $C_{\text{ov}}$  can be extracted at gate bias equal to 1.0 and −0.5 V, respectively.<sup>9</sup> The gate length dependency of extracted  $C_{gc}$  and  $C_{ov}$  is shown in Fig. 4.  $L_{ov}$  can be easily obtained from the intercept of  $C_{\text{gc}}$  and  $C_{\text{ov}}^{9,10}$ 

Because the conventional  $R_{sd}$  extraction methods, which do not consider the gate length dependency of  $\mu_{\text{eff}}$ , need to conduct the  $R_{sd}$ extraction using devices with gate length ranging from short to long channel, their extraction errors are significant. Therefore, in this work we carried out the  $R_{sd}$  extraction based on the nanoscale devices with  $L_{\text{TEM}}$  from 50 to 83 nm.

For these short-channel devices, the impact of  $R_{sd}$  on the drain current  $(I_d)$  in the linear region  $(V_d = 20 \text{ mV})$  can be modeled by Eq. 1



**Figure 2.** Schematic profile of MOSFET.  $L_{\text{eff}}$  can be obtained by  $(L_{\text{TEM}})$  $-2L_{\text{ov}}$ ).

$$
I_{\rm d} = \mu_{\rm eff} C_{\rm ox} \frac{W}{L_{\rm eff}} \frac{(V_{\rm g} - V_{\rm th} - V_{\rm d}/2)V_{\rm d}}{1 + R_{\rm sd} \mu_{\rm eff} C_{\rm ox} \frac{W}{L_{\rm eff}} (V_{\rm g} - V_{\rm th} - V_{\rm d}/2)} \tag{1}
$$

Note that Eq. 1 can be derived from the BSIM drain current model<sup> $\prime$ </sup> under the assumption that the carrier velocity saturation and the bulk-charge effect are negligible. The effective mobility ( $\mu_{eff}$ ) in Eq. 1 can be modeled by $'$ 

$$
\mu_{\rm eff} = \frac{\mu_0}{1 + (E_{\rm eff}/E_0)^{\nu}} \tag{2}
$$

where  $\mu_0$ ,  $E_0$ , and  $\nu$  are model fitting parameters.  $E_{\text{eff}}$  represents the average electric field experienced by the carriers in the inversion layer and is given by  $(V_g + V_{th})/6T_{ox}$  for an NMOS transistor with n-type polysilicon gate.

Because the accuracy of Eq. 1 in fitting the experimental data strongly depends on  $R_{sd}$ , we propose to determine  $R_{sd}$  by the following objective function



**Figure 3.** (Color online) The measured *C-V* curves in NMOS with various  $L_{\text{TEM}}$ .  $C_{\text{gc}}$  and  $C_{\text{ov}}$  are extracted at  $V_G$  equal to 1.0 and −0.5 V, respectively.



**Figure 4.** Plot of  $C_{gc}$  and  $C_{ov}$  vs various  $L_{TEM}$ .  $L_{ov}$  and  $L_{eff}$  can be obtained from the intercept points from  $C_{gc}$  and  $C_{ov}$ .

$$
\delta_{\min}(\mu'_{0}, E'_{0}, \nu', R'_{sd})
$$
\n
$$
= \sum_{L_{\text{TEM}}=50-83 \text{ nm}} \left\{ \left| \frac{[Id_{\text{Si}}(L_{\text{TEM}}) - Id_{\text{model}}(L_{\text{TEM}}, \mu'_{0}, E'_{0}, \nu', R'_{sd})]}{Id_{\text{model}}(L_{\text{TEM}}, \mu'_{0}, E'_{0}, \nu', R'_{sd})} \right| \right\}
$$
\n
$$
\tag{3}
$$

where  $Id_{si}$  and  $Id_{model}$  represent the measured drain current and the calculated  $I_d$  by Eq. 1, respectively.  $\mu'_0$ ,  $E'_0$ , and  $v'$  are the optimized model parameters that may result in a minimum model-hardware discrepancy ( $\delta_{\text{min}}$ ) for a given *R*<sub>sd</sub>. The correlation of  $\delta_{\text{min}}$  and *R*<sub>sd</sub>, shown in Fig. 5, indicates that  $\delta_{\min}$  is sensitive to the change in  $R'_{sd}$ and we may therefore determine the true  $R_{sd}$  value by finding the local minimum, i.e.,  $\partial \delta_{min}(R'_{sd}) / \partial R'_{sd} = 0$ . For our NMOS devices, the extracted  $R_{sd}$  value based on this method is  $\sim$  165  $\Omega$   $\mu$ m, which follows the International Technology Roadmap for Semiconductors (ITRS) projection for this technology generation.<sup>11</sup> Note that if the  $R_{sd}$  value is not accurate, the drain current ratio of devices with different *L*<sub>TEM</sub> values will not be correct, as shown in Fig. 6. Figure 7 provides the  $R_{sd}$  sensitivity with variations on different key parameters, where  $R_{sd}$  is the most sensitive to  $L_{eff}$ , but this can be overcome by careful in-line measurement. The variation in  $\mu_{\text{eff}}$  has to be limited to within  $\pm 5\%$  if  $\pm 4\%$  *R*<sub>sd</sub> variation is the maximum tolerance level. In this work, we carried out the  $R_{sd}$  extraction based on



**Figure 5.** The objective function,  $\delta_{\min}$ , vs  $R'_{sd}$ . Optimized  $R_{sd}$  (165  $\Omega \mu$ m) can be obtained from the minimum of  $\delta_{\min}$ .



**Figure 6.** (Color online)  $I_d - V_g$  modeling results using various  $R_{sd}$  values. The three groups of curves correspond to different gate lengths ranging from 50 to 83 nm. If the  $R_{sd}$  value in the model is not accurate (e.g.,  $R_{sd}$ )  $= 110 \Omega \mu m$ , the drain current ratio of devices with different  $L_{\text{TEM}}$  values will not be correct.

the devices with  $L_{\text{TEM}}$  from 50 to 83 nm, where the variation of  $\mu_{\text{eff}}$ is within  $\pm 5\%$ .

To test our  $R_{sd}$  extraction methodology, NMOS and p-channel metal oxide semiconductor (PMOS) transistors with various extension conditions have been used. Figure 8 shows the relationship between  $R_{sd}$  and the measured overlap capacitance  $(C_{ov})$  for these devices. It can be seen that when we increase the extension dose and hence, the overlap distance  $(L_{ov})$ , the extracted  $R_{sd}$  indeed decreases as  $C_{ov}$  increases. The  $R_{sd}$  values of PMOS are around two times those of NMOS.

We assume  $R_{sd}$  is independent of  $L_{\text{TEM}}$  due to the following observations: *(i)* In Fig. 8,  $R_{sd}$  is very sensitive to overlap capacitance  $(C_{ov})$ . However, Fig. 4 shows that  $C_{ov}$  is independent of  $L_{\text{TEM}}$ . (ii) Based on our Tsuprem4 simulation results incorporated with halo implants,  $L_{ov}$  (extension overlap distance under the poly) is independent of  $L_{\text{TEM}}$ , as shown in Fig. 9.

Once  $R_{sd}$  is accurately determined, the intrinsic  $\mu_{eff}$  may be obtained using Eq. 1. Figure 10 shows the gate-length dependency of mobility  $[\mu_{\text{eff}}(L_{\text{TEM}})]$  in our NMOS devices with various stressors. Although the extracted  $R_{sd}$  values for both tensile and compressive



**Figure 7.**  $R_{sd}$  sensitivity plot with different key parameters.



**Figure 8.** Relationship between  $R_{sd}$  and overlap capacitance  $(C_{ov})$ .

stressors are almost identical to the sample with zero stress (difference  $\leq 10 \Omega \mu$ m), the local tensile stressor enhances the mobility as  $L_{\text{TEM}}$  decreases, while the compressive stressor degrades the mobility. For devices with  $L_{\text{TEM}}$  shorter than 90 nm, however, the mobility shows significant degradation with *L*<sub>TEM</sub> for all of the stressors. Several explanations regarding the mobility degradation behavior in the short-channel regime were proposed in the past, including halo implants and quasi-ballistic transport characteristics performed in these nanoscale devices.<sup>2,12</sup> This issue, nevertheless, deserves further study in the future. Using the extracted  $\mu_{eff}(L_{\text{TEM}})$  in Eq. 1, good agreement with the silicon data over a wide range of  $L_{\text{TEM}}$  $(41 \text{ nm to } 4 \text{ µm})$  can be seen, as shown in Fig. 11.

#### **Verification**

To verify the proposed BSIM  $R_{sd}$  extraction method, we extract  $R_{\rm sd}$  values from simulated  $I_{d}$ - $V_{g}$  curves by a Medici simulator<sup>13</sup> and compare them with  $R_{sd}$  values obtained from the ohmic drop in the source region of the simulated device structures. The drain bias condition is set to 50 mV. Three values of specific resistivity (7  $\times$  10<sup>-8</sup>, 1 × 10<sup>-7</sup>, and 1.3 × 10<sup>-7</sup> Ω cm<sup>2</sup>) are input to modify  $R_{sd}$ values and then the related  $I_d$ - $V_g$  characteristics are generated for the BSIM fitting method.



**Figure 9.** (Color online)  $L_{ov}$  (extension overlap distance under poly) vs  $L_{TEM}$ from Tsuprem4 structure simulation.  $L_{ov}$  is subtracted by a positive value for normalization purposes.



**Figure 10.** (Color online)  $\mu_{\text{eff}}(L_{\text{TEM}})$  for NMOS devices with halo implants and various stressors (Tensile/0 stress/compressive). The mobility is subtracted by a positive constant for normalization purposes.

The inset of Fig. 12 shows simulated device structure with potential contour. The voltage drop in the source region is extracted directly from point A on the silicide region  $(V_A)$  and point B on the extension boundary ( $V_B$ ). By using Ohm's law,  $R_{sd}$  can be easily obtained and  $R_{sd}$  offset  $(\Delta R_{sd})$  in different specific resistivity values can be extracted directly.  $\Delta R_{sd}$  here is defined as  $R_{sd}(\rho_c) - R_{sd}$  $(\rho_c = 1 \times 10^{-7} \Omega \text{ cm}^2)$ . As shown in Fig. 12,  $\Delta R_{sd}$  extracted from potential contour with different specific resistivity values shows the consistent trend with  $\Delta R_{sd}$  extracted by the BSIM fitting method. It indicates that the proposed BSIM method can accurately quantify the difference of  $R_{sd}$  and be a suitable monitor tool for USJ and strained process development.

## **Conclusions**

We have proposed a BSIM-based method for  $R_{sd}$  and  $\mu_{eff}$  extraction which applies to nanoscale strained-silicon MOSFETs with halo implants. This  $R_{sd}$  extraction method may serve as a suitable process monitor tool for USJ and strained process development. This method is more accurate than the conventional channel-resistance and shift and ratio method because it considers the gate-length dependence of mobility caused by local uniaxial stress and laterally nonuniform channel doping. We have verified this method using



**Figure 11.** (Color online)  $I_d$ - $V_g$  modeling results for a wide range of  $L_{\text{TEM}}$ using the extracted  $\mu_{\text{eff}}(L_{\text{TEM}})$ .



**Figure 12.** (Color online) A comparison plot of  $\Delta R_{sd}$  vs  $\rho_c$  (specific resistivity) with two  $R_{sd}$  extraction methods, the BSIM fitting method and Medici potential contour method.  $\Delta R_{sd}$  equals  $R_{sd}(\rho_c)$ - $R_{sd}$  ( $\rho_c = 1 \times 10^{-7} \Omega \text{ cm}^2$ ). [Inset: potential contour of simulation MOSFET profile.  $R_{sd}$  is extracted by Ohm's law:  $(V_A - V_B)/I_d$ .

samples with different stressor/doping conditions and good agreement with experimental data has been obtained. Significant mobility degradation in the short channel regime was observed for various uniaxial stressors. The accuracy of BSIM  $R_{sd}$  extraction method is also proven by simulated current–voltage characteristics with different external resistant values in the short-channel regions. Therefore, this method may serve as a suitable process monitor tool for USJ and strained process development.

## **Acknowledgment**

This work was supported in part by the National Science Council of Taiwan under contract NSC 95-2221-E-009-327-MY2, Ministry of Education (MOEATU program).

*National Chiao Tung University assisted in meeting the publication costs of this article.*

## **References**

- 1. S. D. Kim, S. Narasimha, and K. Rim, *Tech. Dig. Int. Electron Devices Meet.*, **2005**, 149.
- 2. K. Romanjek, F. Andrieu, T. Ernst, and G. Ghibaudo, *Solid-State Electron.*, **49**, 721 (2005).
- 
- 3. Y. Taur, *IEEE Trans. Electron Devices*, **47**, 160 (2000).<br>4. A. Dixit, A. Kottantharayil, N. Collaert, M. Goodwin, M. Jurczak, and K. De Meyer, *IEEE Trans. Electron Devices*, 52, 1132 (2005).
- 5. D. Esseni, H. Iwai, M. Saito, and B. Ricco, *IEEE Electron Device Lett.*, **19**, 131  $(1998).$
- 6. H. van Meer, K. Henson, J.-H. Lyu, M. Rosmeulen, S. Kubicek, N. Collaert, and K. De Meyer, *IEEE Electron Device Lett.*, **21**, 133 2000-.
- 7. Y. Cheng and C. Hu, MOSFET Modeling & BSIM3 User's Guide, KAP (1999).
- 8. S. K. H. Fung, H. T. Huang, S. M. Cheng, K. L. Cheng, S. W. Wang, Y. P. Wang, Y. Y. Yao, C. M. Chu, S. J. Yang, W. J. Liang, et al., *Dig. Tech. Pap. Symp. VLSI Technol.*, **2004**, 92.
- 9. K. Romanjek, F. Andrieu, T. Ernst, and G. Ghibaudo, *IEEE Electron Device Lett.*, **25**, 583 (2004).
- 10. D. K. Schroder, *Semiconductor Material and Device Characterization*, 3rd ed., John Wiley & Sons, New York (2006).<br>11. http://www.itrs.net/Links/2006Update/2006UpdateFinal.htm, *ITRS 2006 Update*,
- Process Integration, Devices, and Structures, p. 9 (2006).
- 12. C. Hao, B. Cabon-Till, S. Cristoloveanu, and G. Ghibaudo, *Solid-State Electron.*, **28**, 1025 (1985).
- 13. SYNOPSYS Medici User's Manual, Synopsis, Inc., Santa Clara, CA (2004).