

參考文獻

- [1] Released data by Semiconductor Industry Association (SIA), SIA web side, http://www.sia-online.org/pre_release.cfm?ID=273
- [2] Y.-C. Chou and R. C. You, “Resource Portfolio Planning Methodology for Semiconductor Wafer Manufacturing”, International Journal of Advanced Manufacturing Technology, Vol.18, pp. 12-19,2001.
- [3] Y.-C. Chou, “Configuration Design of Complex Integrated Manufacturing Systems”, International Journal of Advanced Manufacturing Technology, Vol. 15, pp. 907-913,1999.
- [4] N. S. Grewal, A. C. Bruska, T. M. Wulf, and J. K. Robinson, “Integrating Targeted Cycle-Time Reduction into the Capital Planning Process”, Proceeding of the 1998 Winter Simulation Conference, pp. 1005-1010, 1998.
- [5] D. P. Connors, G. E. Feigin, and D. Yao, “A Queueing Network Model for Semiconductor Manufacturing”, IEEE Transactions on Semiconductor Manufacturing, Vol. 9, No. 3, pp. 412-427, 1996.
- [6] J. F. Bard, K. Srinivasan, and D. Tirupati, “An Optimization Approach to Capacity Expansion in Semiconductor Manufacturing Facilities”, International Journal of Production Research, Vol. 37, No. 15, pp. 3359-3382, 1999.
- [7] J. M. Swaminathan, “Tool Capacity planning for Semiconductor Fabrication Facilities under Demand Uncertainty”, European of Operational Research, Vol, 120, pp. 545-558,2000.
- [8] J. M. Swaminathan, “Tool Procurement planning for wafer Fabrication Facilities: A Scenario-Based Approach”, IIE Trasactions, Vol. 34, pp. 145-155, 2002.
- [9] D. W. Fogarty, J.H. Spencer, and T. R. Hoffmann, Production and Inventory management, South-Wester Publishing Co., 1991.

- [10] J. D. Witte, "Using Static Modeling Techniques in Semiconductor Manufacturing", IEEE/SEMI Advanced Semiconductor Manufacturing Conference, pp. 31-35, 1996.
- [11] D. P. Martin, "Total Operational Efficiency (TOE): The Determination of 2 Capacity and Cycle Time Components and Their Relationship to Productivity Improvements in a Semiconductor Manufacturing Line", IEEE/SEMI Advanced Semiconductor Manufacturing Conference, pp. 37-41, 1999.
- [12] E. Neacy, N. Abt, S. Brown, M. McDavid, J. Robinson, S. Srodes, and T. Stanley, "Cost Analysis for a Multiple Product / Multiple Process Factory: Application of SEMATECH's Future Factory Design Methodology", IEEE/SEMI Advanced Semiconductor Manufacturing Conference, pp. 212-219, 1993.
- [13] Y. C. Chou and C. S. Wu, "Economic Analysis and Optimization of Tool Portfolio in Semiconductor Manufacturing", IEEE Transactions on Semiconductor Manufacturing, Vol. 15, No.4, pp.447-453, 2002.
- [14] Mollaghsemi and G. W. Evans, "Multicriteria design of manufacturing systems through simulation optimization", IEEE Transactions on Systems, Man, and Cybernetics, Vol. 24, No. 9, pp. 1407-1411, 1994.
- [15] L. H. Chen and Y. H. Chen, "A design procedure for a robust job shop manufacturing system under a constraint using computer simulation experiments", Computers & Industrial Engineering, Vol. 30, No. 1, pp. 1-12, 1996.
- [16] W. Whitt, "The Queueing Network Analyzer," The Bell System Technical Journal, Vol. 62, No. 9, pp. 2779-2815, 1983.
- [17] Rajan Suri, and Richard R. Hildebrandt, "Modeling Flexible Manufacturing

- Systems Using Mean-Value Analysis,” Journal of Manufacturing Systems, Vol. 3, No. 1, pp. 27-37, 1984.
- [18] J.A. Buzacott and David Yao, “Modeling the performance of flexible manufacturing system,” International Journal of Production and Research, Vol. 23, No. 5, pp. 945-959, 1985.
- [19] K. Yoneda, I. Wada, and K. Haruki, “Job Shop Configuration with Queueing Networks and Simulated Annealing,” IEEE International Conference on Systems Engineering, Vol. 23, No. 5, pp. 945-959, 1985.
- [20] K. M. Bretthauer, “Capacity planning in manufacturing and computer networks”, European Journal of Operations Research, Vol. 19, pp. 386-394, 1996.
- [21] K. L. Donohue, W. J. Hopp and M. L. Spearman, “Optimal Design of Stochastic Production Lines: A Dynamic Programming Approach”, IIE Transactions, Vol. 34, pp. 891-903, 2002.
- [22] F. Barahona, S. Bermon, O. Gunluk and S. J. Hood, “Robust Capacity Planning in Semiconductor Manufacturing”, IBM Res. Division, Research Report, RC22196, 2001.
- [23] S. Hood, S. Bermon, and F. Barahona, “Capacity Planning Under Demand Uncertainty for Semiconductor Manufacturing”, IEEE Transactions on Semiconductor Manufacturing, Vol.16, No. 2, pp. 273-280, 2003.
- [24] M. H. Hsieh and T. K. Lin, “MFE Practice: Manufacturing Flexibility Enhancement for Multi-Site Fab Production”, IEEE /SEMI, pp. 193-194, 2002.
- [25] A. A. Levis and L. G. Papageorgiou, “A Hierarchical Solution Approach for Multi-Site Capacity Planning under Uncertainty in the Pharmaceutical Industry”, Computers and Chemical Engineering, Vol. 28, pp. 707-725, 2004.
- [26] C. H. Timpe and J. Kallrath, “Optimal Planning in Large Multi-Site Production Networks”, European Journal of Operational Research, Vol. 126, pp. 422-435,

2000.

- [27] M. G. Gnani, R. Iavagnilio, G. Mossa, G. Mummolo, and A. D. Leva, “production Planning of a Multi-site manufacturing System by Hybrid Modelling: A Case Study from the Automotive Industry”, International journal of Production Economics, Vol. 85, pp. 251-262, 2003.
- [28] V. J. Rayward-Smith, I. H. Osman, C. R. Reeves, and G. D. Smith, *Modern Heuristic Search Methods*, Wiley Publishers, New York, 1996.
- [29] F. Glover and M. Laguna, *Tabu Search*, Kluwer Academic Publishers, 1997.
- [30] M. Gen and R. Cheng, *Genetic Algorithms and Engineering Optimization*, John Wiley & Sons, New York, 2002.
- [31] K. J. Wang and S. H. Lin “Capacity Expansion and Allocation for a Semiconductor Testing Facility under Constrained Budget”, Production Planning and Control, Vol. 13, No. 5, pp. 429-437, 2002.
- [32] G. Levitin, “Multistate Series-Parallel System Expansion-Scheduling Subject to Availability Constraints”, IEEE Transactions on Reliability, Vol. 49, No. 1, pp. 71-79, 2000.
- [33] J. Holland, “Hierarchical Descriptions of Universal Spaces and Adaptive Systems”, Technical Report ORA Projects, 01252 and 08226, 1968.
- [34] D. Lawrence, Genetic Algorithms and Simulated Annealing, Pitman Publishing, London, 1987.
- [35] E. G. Anderson and M. C. Ferris, “Genetic Algorithms for combinatorial optimization: Assembly Line Balancing Problem”, ORSA Journal of Computing, Vol. 6, pp. 161-173, 1994.
- [36] P. H. Winston, Artificial Intelligence, Addison-Wesley, USA, 1992, p 520-527.
- [37] 謝瑞海, 「晶圓代工廠產能投資決策與需求管理模式之研究」, 國立台灣大學商學研究所, 碩士論文, 民國 91 年。

- [38] 吳欣怡，「1998-2005 全球 IC 晶圓代工市場預測」，工研院經資中心，2001 年 10 月，工研院網站 <http://itis.org.tw/reporter>。
- [39] 姚客敏，「IC 晶圓代工 2002 年投資策略」，富邦證券網站 <http://info.fbs.com.tw>。
- [40] 工研院經資中心報告，2001 年 6 月，工研院網站 <http://itis.org.tw/reporter>。
- [41] 林振宏，「限制理論應用於晶圓廠產能受限機台的產能分析與派工」，中華大學工業工程與管理研究所，碩士論文，民國 89 年。
- [42] 黃塗生，「晶圓代工廠機台採購類型及採購決策要素分析」，國立交通大學工業工程與管理研究所，碩士論文，民國 91 年。
- [43] 元大證券資料，「大勢所趨 - 晶圓代工」，元大證券網站 <http://intra.yuanta.com.tw>。
- [44] 曾煥雯，「跨廠訂單分配模式之建構-應用模擬退火演算法」，元智大學工業工程與管理研究所，碩士論文，民國 89 年。
- [45] 周俊安，「禁忌演算法應用於優選地下水模式參數之分區」，國立台灣大學商學研究所，碩士論文，民國 91 年。
- [46] 蔡瑜明，「半導體後段 IC 封裝最適排程之研究」，國立中山大學企業管理研究所，在職專班碩士論文，民國 92 年。
- [47] 陳正芳，「應用禁忌演算法於混合送收貨之車輛途徑問題」，逢甲大學工業工程研究所，碩士論文，民國 92 年。